ATMEGA8_14 Datasheet, PDF (99/331 Pages) ATMEL Corporation – High-performance, Low-power Atmel

ATmega8(L)
Table 40. Clock Select Bit Description
CS12 CS11 CS10 Description
0
0
0
No clock source. (Timer/Counter stopped)
0
0
1
clk_I/O/1 (No prescaling)
0
1
0
clk_I/O/8 (From prescaler)
0
1
1
clk_I/O/64 (From prescaler)
1
0
0
clk_I/O/256 (From prescaler)
1
0
1
clk_I/O/1024 (From prescaler)
1
1
0
External clock source on T1 pin. Clock on falling edge
1
1
1
External clock source on T1 pin. Clock on rising edge
If external pin modes are used for the Timer/Counter1, transitions on the T1 pin will clock the
counter even if the pin is configured as an output. This feature allows software control of the
counting.
Timer/Counter 1 –
TCNT1H and TCNT1L
Bit
Read/Write
Initial Value
7
6
5
4
3
2
1
0
TCNT1[15:8]
TCNT1H
TCNT1[7:0]
TCNT1L
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
The two Timer/Counter I/O locations (TCNT1H and TCNT1L, combined TCNT1) give direct
access, both for read and for write operations, to the Timer/Counter unit 16-bit counter. To
ensure that both the high and Low bytes are read and written simultaneously when the CPU
accesses these registers, the access is performed using an 8-bit temporary High byte Register
(TEMP). This temporary register is shared by all the other 16-bit registers. See “Accessing 16-bit
Registers” on page 77.
Modifying the counter (TCNT1) while the counter is running introduces a risk of missing a Com-
pare Match between TCNT1 and one of the OCR1x Registers.
Writing to the TCNT1 Register blocks (removes) the Compare Match on the following timer clock
for all compare units.
Output Compare
Register 1 A –
OCR1AH and OCR1AL
Bit
Read/Write
Initial Value
7
6
5
R/W
R/W
R/W
0
0
0
4
3
2
OCR1A[15:8]
OCR1A[7:0]
R/W
R/W
R/W
0
0
0
1
0
OCR1AH
OCR1AL
R/W
R/W
0
0
Output Compare
Register 1 B –
OCR1BH and OCR1BL
Bit
Read/Write
Initial Value
7
6
5
R/W
R/W
R/W
0
0
0
4
3
2
OCR1B[15:8]
OCR1B[7:0]
R/W
R/W
R/W
0
0
0
1
0
OCR1BH
OCR1BL
R/W
R/W
0
0
99
2486AA–AVR–02/2013