ATMEGA8_14 Datasheet, PDF (74/331 Pages) ATMEL Corporation – High-performance, Low-power Atmel

ATmega8(L)
sampling, the maximum frequency of an external clock it can detect is half the sampling fre-
quency (Nyquist sampling theorem). However, due to variation of the system clock frequency
and duty cycle caused by Oscillator source (crystal, resonator, and capacitors) tolerances, it is
recommended that maximum frequency of an external clock source is less than f_{clk_I/O}/2.5.
An external clock source can not be prescaled.
Figure 31. Prescaler for Timer/Counter0 and Timer/Counter1⁽¹⁾
clk_I/O
Clear
PSR10
T0
Synchronization
T1
Synchronization
Special Function IO
Register – SFIOR
clk_T1
clk_T0
Note: 1. The synchronization logic on the input pins (T1/T0) is shown in Figure 30 on page 73
Bit
7
6
5
4
3
2
1
0
–
–
–
–
ACME
PUD
PSR2 PSR10 SFIOR
Read/Write
R
R
R
R
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
0
• Bit 0 – PSR10: Prescaler Reset Timer/Counter1 and Timer/Counter0
When this bit is written to one, the Timer/Counter1 and Timer/Counter0 prescaler will be reset.
The bit will be cleared by hardware after the operation is performed. Writing a zero to this bit will
have no effect. Note that Timer/Counter1 and Timer/Counter0 share the same prescaler and a
reset of this prescaler will affect both timers. This bit will always be read as zero.
74
2486AA–AVR–02/2013