ATMEGA8_14 Datasheet, PDF (186/331 Pages) ATMEL Corporation – High-performance, Low-power Atmel

Analog
Comparator
ATmega8(L)
The Analog Comparator compares the input values on the positive pin AIN0 and negative pin
AIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pin
AIN1, the Analog Comparator Output, ACO, is set. The comparator’s output can be set to trigger
the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate
interrupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on com-
parator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is
shown in Figure 89.
Figure 89. Analog Comparator Block Diagram⁽²⁾
BANDGAP
REFERENCE
ACBG
ACME
ADEN
ADC MULTIPLEXER
OUTPUT⁽¹⁾
Special Function IO
Register – SFIOR
Analog Comparator
Control and Status
Register – ACSR
Notes: 1. See Table 72 on page 188
2. Refer to “Pin Configurations” on page 2 and Table 28 on page 63 for Analog Comparator pin
placement
Bit
7
6
5
4
3
2
1
0
–
–
–
–
ACME
PUD
PSR2 PSR10 SFIOR
Read/Write
R
R
R
R
R/W
R/W
R/W
R/W
Initial Value
0
0
0
0
0
0
0
0
• Bit 3 – ACME: Analog Comparator Multiplexer Enable
When this bit is written logic one and the ADC is switched off (ADEN in ADCSRA is zero), the
ADC multiplexer selects the negative input to the Analog Comparator. When this bit is written
logic zero, AIN1 is applied to the negative input of the Analog Comparator. For a detailed
description of this bit, see “Analog Comparator Multiplexed Input” on page 188.
Bit
Read/Write
Initial Value
7
6
5
4
3
2
1
0
ACD
ACBG
ACO
ACI
ACIE
ACIC
ACIS1 ACIS0
ACSR
R/W
R/W
R
R/W
R/W
R/W
R/W
R/W
0
0
N/A
0
0
0
0
0
2486AA–AVR–02/2013
186