English
Language : 

AK5366VR Datasheet, PDF (9/42 Pages) Asahi Kasei Microsystems – 24-Bit 48kHz ΔΣ ADC with Selector/PGA/ALC
ASAHI KASEI
[AK5366VR]
ANALOG CHARACTERISTICS
(Ta=25°C; AVDD=TVDD=5.0V, DVDD=3.3V; AVSS=DVSS=0V; fs=48kHz; BICK=64fs;
Signal Frequency=1kHz; 24bit Data; Measurement frequency=20Hz ∼ 20kHz at fs=48kHz; unless otherwise specified)
Parameter
min
typ
max
Units
Pre-Amp Characteristics:
Feedback Resistance
S/(N+D)
S/N (A-weighted)
Load Resistance
Load Capacitance
10
(Note 6)
-
(Note 6)
-
(Note 7)
6.3
50
kΩ
100
dB
108
dB
kΩ
20
pF
Input PGA Characteristics:
Input Voltage
Input Resistance
Step Size
Gain Control Range
ALC = OFF
ALC = ON
(Note 8)
0.9
(Note 9)
6.3
0.2
0
−9.5
1
1.1
Vrms
10
15
kΩ
0.5
0.8
dB
+18
dB
+18
dB
ADC Analog Input Characteristics: IPGA=0dB, ALC = OFF (Note 10)
Resolution
S/(N+D)
(−0.5dBFS)
DR
(−60dBFS, A-weighted)
S/N
(A-weighted)
Interchannel Isolation
Interchannel Gain Mismatch
Gain Drift
Power Supply Rejection
84
96
96
(Note 11)
90
(Note 12)
24
Bits
94
dB
103
dB
103
dB
110
dB
0.2
0.5
dB
100
-
ppm/°C
50
-
dB
Power Supplies
Power Supply Current
Normal Operation (PDN pin = “H”)
AVDD
23
35
mA
DVDD+TVDD
4
8
mA
Power-down mode (PDN pin = “L”)
(Note 13)
AVDD
10
100
µA
DVDD+TVDD
10
100
µA
Note 6. This value is measured at LOUT and ROUT pins using the circuit as shown in Figure 25.
The input signal voltage is 2Vrms.
Note 7. This value is the input impedance of an external device that the LOUT and ROUT pins can drive, when a device
is
connected with LOUT and ROUT pin externally. The feedback resistor (min. 10kΩ) that it is usually connected
with the LOUT/ROUT pins, and the value of input impedance (min. 6.3kΩ) of the IPGAL/R pins are not
included.
Note 8. Full scale (0dB) of the input voltage at ALC=OFF and IPGA=0dB.
Input voltage to IPGAL and IPGAR pins is proportional to AVDD voltage. typ. Vin = 0.2 x AVDD (Vrms).
Note 9. This value is input impedance of the IPGAL and IPGAR pins.
Note 10. This value is measured via the following path. Pre-Amp → IPGA (Gain : 0dB) → ADC.
The measurement circuit is Figure 25.
Note 11. This value is the interchannel isolation between all the channels of the LIN1-5 and RIN1-5 when the applied
input
signal causes the Pre-Amp output to equal IPGA input.
Note 12. PSR is applied to AVDD, DVDD and TVDD with 1kHz, 50mVpp.
Note 13. All digital input pins are held DVSS.
MS0526-E-00
-9-
2006/07