AK4646EZ Datasheet, PDF (57/78 Pages) Asahi Kasei Microsystems – Stereo CODEC with MIC/SPK-AMP

[AK4646EZ]
Addr
03H
Register Name
Signal Select 2
R/W
Default
D7
DAFIL
R/W
0
D6
LOPS
R/W
0
D5
MGAIN1
R/W
0
D4
SPKG1
R/W
0
D3
SPKG0
R/W
0
D2
BEEPL
R/W
0
D1
LOVL1
R/W
0
D0
LOVL0
R/W
0
LOVL1-0: Output Stereo Line Gain Select (Table 41)
Default: 00(0dB)
BEEPL: Switch Control from MIN pin to Stereo Line Output
0: OFF (default)
1: ON
When PMLO bit is “1”, BEEPL bit is enabled. When PMLO bit is “0”, the LOUT/ROUT pins go to AVSS.
SPKG1-0: Speaker-Amp Output Gain Select (Table 43)
MGAIN1: MIC-Amp Gain Control (Table 19)
LOPS: Stereo Line Output Power-Save Mode
0: Normal Operation (default)
1: Power-Save Mode
DAFIL: Filter/ALC Path Select When PMADL bit = “1” or PMADR bit = “1”
0: ADC/Recording Path (default)
1: DAC/Playback Path
The SDTO pin outputs “L” with regardless of PMADL and PMADR bits when DAFIL bit = “1” and
PMDAC bit = “1”.
Addr
04H
Register Name
Mode Control 1
R/W
Default
D7
D6
D5
D4
D3
D2
PLL3 PLL2 PLL1 PLL0 BCKO
0
R/W
R/W
R/W
R/W
R/W
R
0
0
0
0
0
0
DIF1-0: Audio Interface Format (Table 16)
Default: “10” (Left justified)
BCKO: BICK Output Frequency Select at Master Mode (Table 10)
PLL3-0: PLL Reference Clock Select (Table 4)
Default: “0000” (LRCK pin)
D1
DIF1
R/W
1
D0
DIF0
R/W
0
Addr
05H
Register Name
Mode Control 2
R/W
Default
D7
D6
D5
D4
PS1
PS0
FS3
0
R/W
R/W
R/W
R
0
0
0
0
D3
D2
D1
D0
0
FS2
FS1
FS0
R
R/W
R/W
R/W
0
0
0
0
FS3-0: Sampling Frequency Select (Table 5and Table 6) and MCKI Frequency Select (Table 11)
FS3-0 bits select sampling frequency at PLL mode and MCKI frequency at EXT mode.
PS1-0: MCKO Output Frequency Select (Table 9)
Default: “00” (256fs)
MS0630-E-00
- 57 -
2007/06