English
Language : 

AK4646EZ Datasheet, PDF (19/78 Pages) Asahi Kasei Microsystems – Stereo CODEC with MIC/SPK-AMP
[AK4646EZ]
OPERATION OVERVIEW
■ System Clock
There are the following five clock modes to interface with external devices (Table 1 and Table 2).
Mode
PMPLL bit
M/S bit
PLL3-0 bits
Figure
PLL Master Mode (Note 32)
1
1
Table 4
Figure 12
PLL Slave Mode 1
(PLL Reference Clock: MCKI pin)
1
0
Table 4
Figure 13
PLL Slave Mode 2
(PLL Reference Clock: LRCK or BICK pin)
1
0
Table 4
Figure 14
Figure 15
EXT Slave Mode
0
0
x
Figure 16
EXT Master Mode
0
1
x
Figure 17
Note 32. If M/S bit = “1”, PMPLL bit = “0” and MCKO bit = “1” during the setting of PLL Master Mode, the invalid
clocks are output from MCKO pin when MCKO bit is “1”.
Table 1. Clock Mode Setting (x: Don’t care)
Mode
MCKO bit MCKO pin MCKI pin BICK pin LRCK pin
PLL Master Mode
0
1
“L”
Selected by
Selected by
PLL3-0 bits
Output
(Selected by
PS1-0 bits
BCKO bit)
Output
(1fs)
PLL Slave Mode
(PLL Reference Clock: MCKI pin)
0
1
“L”
Selected by
PS1-0 bits
Selected by
PLL3-0 bits
Input
(Selected by
BCKO bit)
Input
(1fs)
PLL Slave Mode
(PLL Reference Clock: LRCK or BICK pin)
0
“L”
GND
Input
(Selected by
BCKO bit)
Input
(1fs)
EXT Slave Mode
0
“L”
Selected by
FS3-0 bits
Input
(≥ 32fs)
Input
(1fs)
EXT Master Mode
0
“L”
Selected by
FS1-0 bits
Output
(Selected by
BCKO bit)
Output
(1fs)
Note 33. When PMVCM bit = M/S bit = “1” and MCKI is input, LRCK and BICK are output, even if PMDAC bit =
PMADL bit = PMADR bit = “0”.
Table 2. Clock pins state in Clock Mode
■ Master Mode/Slave Mode
The M/S bit selects either master or slave mode. M/S bit = “1” selects master mode and “0” selects slave mode. When the
AK4646 is power-down mode (PDN pin = “L”) and exits reset state, the AK4646 is slave mode. After exiting reset state,
the AK4646 goes to master mode by changing M/S bit = “1”.
When the AK4646 is on the master mode, LRCK and BICK pins are a floating state until M/S bit becomes “1”. LRCK and
BICK pins of the AK4646 should be pulled-down or pulled-up by the resistor (about 100kΩ) externally to avoid the
floating state.
M/S bit
Mode
0
Slave Mode
1
Master Mode
Table 3. Select Master/Slave Mode
(default)
MS0630-E-00
- 19 -
2007/06