XQV100 Datasheet, PDF(20/31 Page) Xilinx, Inc

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

XQV100 Datasheet, PDF (20/31 Pages) Xilinx, Inc – QPro Virtex 2.5V QML

◁

QPro Virtex 2.5V QML High-Reliability FPGAs

Table 4: Virtex Plastic Ball Grid and Ceramic Column Grid Pinout Information (Continued)

Pin Name

Device

BG256

BG352

BG432

BG560/CG560

DXP

All

AE24

AK29

AJ28

VCCINT

XQV100 C10, D6, D15,

(VCCINT pins are listed incrementally.

Connect all pins listed for both the

F4, F17, L3,

L18, R4, R17,

required device and all smaller

U6, U15, V10

devices listed in the same package.) XQV300

A20, B16, A10, A17, B23,

C14, D10, C14, C19, K3,

D12, J24, K4, K29, N2, N29,

L1, L25, P2, T1, T29, W2,

P25, R23, T1, W31, AB2,

V24, W2,

AB30, AJ10,

AC10, AE14, AJ16, AK13,

AE19, AF11, AK19, AK22

AF16,

XQV600

... + B26, C7,

F1, F30, AE29,

AF1, AH8,

AH24

XQV1000

A21, B12, B14,

B18, B28, C22,

C24, E9, E12, F2,

H30, J1, K32, M3,

N1, N29, N33,

U5, U30, Y2,

Y31, AB2, AB32,

AD2, AD32, AG3,

AG31, AJ13,

AK8, AK11,

AK17, AK20,

AL14, AL22,

AL27, AN25

VCCO, Bank 0

All

D7, D8

A17, B25, A21, C29, D21 A22, A26, A30,

D19

B19, B32

VCCO, Bank 1

All

D13, D14 A10, D7, D13 A1, A11, D11 A10, A16, B13,

C3, E5

VCCO, Bank 2

All

G17, H17

B2, H4, K1

C3, L1, L4 B2, D1, H1, M1,

VCCO, Bank 3

All

N17, P17

P4, U1, Y4 AA1, AA4, AJ3 V1, AA2, AD1,

AK1, AL2

VCCO, Bank 4

All

U13, U14

AC8, AE2,

AH11, AL1,

AM2, AM15,

AF10

AL11

AN4, AN8, AN12

VCCO, Bank 5

All

U7, U8

AC14, AC20, AH21, AJ29,

AL31, AM21,

AF17

AL21

AN18, AN24,

AN30

VCCO, Bank 6

All

N4, P4

U26, W23, AA28, AA31,

W32, AB33,

AE25

AL31

AF33, AK33,

AM32

VCCO, Bank 7

All

G4, H4

G23, K26, A31, L28, L31 C32, D33, K33,

N23

N32, T33

www.xilinx.com

DS002 (v1.5) December 5, 2001

1-800-255-7778

Preliminary Product Specification

▷