English
Language : 

DS810 Datasheet, PDF (19/21 Pages) Xilinx, Inc – LogiCORE IP ChipScope AXI
LogiCORE IP ChipScope AXI Monitor (v3.05.a)
3. Xilinx Board Support Package: Create Standalone Xilinx Board Support Package by clicking
File > New > Xilinx Board Support Package and then Finish.
4. Xilinx C Project for memory test: Create Xilinx C Project by clicking File > New > Xilinx C Project.
5. Select Memory Tests under Select Project Template and click Next.
6. Select Target an existing Board Support Package which is the same standalone board you just created and click
Finish to create a memory_tests_0.elf file in <proj_dir>/sw/memory_tests_0/Debug/.
Using Chipscope Pro Analyzer and Xilinx Multiprocessor Debugger (XMD):
1. Launch Chipscope Pro Analyzer.
2. Connect to the board by clicking the icon (below File tab) on top-left corner.
Once you have connected to the board, the Poll button (right to the connect board) turns green.
3. Configure device: Right-click on MyDevice1 and click Configure. Click Select New File for JTAG
Configuration and import the system.bit file that you generated in XPS. Do not import the .cdc file
without programming the board. Click OK to program the board.
4. CDC file import: Click File > Import > Select New File,
<proj_dir>/implementation/chipscope_axi_monitor_0_wrapper/chipscope_axi_monitor_0.cdc.
5. Trigger Setup: Double-click (or right-click) Trigger Setup in upper-right corner of the project window.
• Select and expand M1:MON_AXI_ARADDRCONTROL in “Match Unit” column.
• Select the field in the very first row, DDR_SDRAM.S_AXI/MON_AXI_ARVALID.
• Set Function to == and Value to 1.
• You can set Output Enable to either Pulse or Level signal (active high or low) in Trig in the Trigger Setup”
window to create a trigger for any read transaction (ARVALID == 1’b1) on axi_v6_ddrx.
6. Monitor Trigger: Click the Play symbol button located above the Trigger Setup box to apply settings and arm
the trigger.
7. Disconnect the cable by clicking green Poll button. It now turns red.
Xilinx Multiprocessor Debugger
1. Launch Xilinx ISE Design Suite 13.x > Accessories > ISE Design Suite Command Promt.
2. Run following commands to load your .elf ( which you generated in SDK) and run on Microblaze system:
• %xmd –nx
• XMD%mbc
• XMD%dow C:/Users/ChipScope_AXI_Monitor_Proj/memory_tests_0.elf
• XMD%run
• XMD%exit
3. Return to the ChipScope Pro Analyzer window and connect the cable by clicking the red Poll button. The
button then will then turn green.
4. Open Waveform by right-clicking Waveform in New Project window to view your triggers and other signals.
Device Utilization and Performance Benchmarks
The device utilization will vary based on the parameter combinations set by the system and user.
Configuration
The core configuration details are listed and described in Table 4.
DS810 July 25, 2012
www.xilinx.com
19
Product Specification