 English |
|
|
|
|
|
|
|
| W25Q256JVEIQ-TR Datasheet, PDF (80/92 Pages) Winbond – 3V 256M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI | |||
| |||
| ◁ |
W25Q256JV
9.3 Power-up Power-down Timing and Requirements
PARAMETER
VCC (min) to /CS Low
Time Delay Before Write Instruction
Write Inhibit Threshold Voltage
SYMBOL
tVSL(1)
tPUW(1)
VWI(1)
SPEC
MIN
20
5
1.0
MAX
2.0
Note:
1. These parameters are characterized only.
UNIT
µs
ms
V
VCC
VCC (max)
Program, Erase and Write Instructions are ignored
/CS must track VCC
VCC (min)
VWI
Reset
State
tVSL
Read Instructions
Allowed
tPUW
Device is fully
Accessible
VCC
Figure 65a. Power-up Timing and Voltage Levels
/CS must track VCC
during VCC Ramp Up/Down
Time
/CS
Figure 65b. Power-up, Power-Down Requirement
Time
- 79 -
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese