W25Q256JVEIQ-TR Datasheet, PDF (31/92 Pages) Winbond – 3V 256M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI

W25Q256JV
8.2 Instruction Descriptions
8.2.1 Write Enable (06h)
The Write Enable instruction (Figure 5) sets the Write Enable Latch (WEL) bit in the Status Register to a
1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block
Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction. The Write
Enable instruction is entered by driving /CS low, shifting the instruction code “06h” into the Data Input (DI)
pin on the rising edge of CLK, and then driving /CS high.
/CS
CLK
Mode 3
Mode 0
DI
(IO₀)
DO
(IO₁)
0 1 2 3 4 5 6 7 Mode 3
Mode 0
Instruction (06h)
High Impedance
Figure 5. Write Enable Instruction
8.2.2 Write Enable for Volatile Status Register (50h)
The non-volatile Status Register bits described in section 7.1 can also be written to as volatile bits. This
gives more flexibility to change the system configuration and memory protection schemes quickly without
waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-
volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status
Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction. Write Enable
for Volatile Status Register instruction (Figure 6) will not set the Write Enable Latch (WEL) bit, it is only
valid for the Write Status Register instruction to change the volatile Status Register bit values.
/CS
CLK
Mode 3
Mode 0
DI
(IO₀)
DO
(IO₁)
0 1 2 3 4 5 6 7 Mode 3
Mode 0
Instruction (50h)
High Impedance
Figure 6. Write Enable for Volatile Status Register Instruction
- 30 -
Publication Release Date: September 20, 2016
Revision B