W66910 Datasheet, PDF (28/81 Pages) Winbond – TE Mode ISDN S/T-Controller with Microprocessor Interface

Data Sheet
Device
W66910
Settings
k =2
W66910 PCI ISDN S/T-Controller
Result
Pass
7.2.5.6 FAinfD_kfr
This is to test the number k of IX_I4noflag frames necessary for loss of frame alignment.
Device
W66910
Settings
k=2
Result
Pass
7.2.5.7 Faregain
This is to test the number m of good frames necessary for regain of frame alignment. The TE regains frame alignment at m+1
frame.
The W66910 achieves synchronization after 5 frames, i.e m=4.
Device
W66910
Settings
m=4
Result
Pass
7.2.6 Multiframe Synchronization
As specified by ITU-T I.430, the Q bit is transmitted from TE to NT in the position normally occupied by the auxiliary framing
bit (F_A) in one frame out of 5, whereas the S bit is transmitted from NT to TE. The S and Q bit positions and multiframe structure
are shown in Table 7.6.
The functions provided by W66910 are:
- Multiframe synchronization: Synchronization is achived when the M bit pattern has been correctly received during
20 consecutive frames starting from frame number 1.
Note: Criterion for multiframe synchronization is not defined in I.430 Recommendation.
- S bits receive and detect: When synchronization is achieved, the four received S bits in frames 1,6,11,16 are stored
as S1 to S4 in the SQR register respectively. A change in the recived four bits (S1-4) is indicated by an interrupt.
- Multiframe synchronization monitoring: Multiframe synchronization is constantly monitored. The synchronization
state is indicated by the MSYN bit in the SQR register.
- Q bits transmit and F_A mirroring: When multiframe synchronization is achived, the four bits Q1-4 stored in the
SQXR register are transmitted as the four Q bits (F_A-bit position) in frames 1,6,11 and 16. Otherwise the F_A bit
transmitted is a mirror of the received F_A-bit. At loss of synchronization, the mirroring is resumed at the next F_A-
bit.
-28 -
Publication Release Date: Feb,2001
Revision 1.0