 English |
|
|
|
|
|
|
|
| THS8200-EP Datasheet, PDF (89/104 Pages) Texas Instruments – All-Format Oversampled Component Video/PC Graphics D/A System With Three 11-Bit DACs, CGMS Data Insertion | |||
| |||
| ◁ |
www.ti.com
7.3 ELECTRICAL CHARACTERISTICS
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
IAVDD
Operating analog
supply current
AVDD = 3.3 V, DVDD = 1.8 V,
VDD_DLL = 1.8 V,
VDD_IO = 3.3 V,
CLK = 80 MHz
AVDD = 3.3 V, DVDD = 1.8 V,
VDD_DLL = 1.8 V
(DLL bypassed),
VDD_IO = 1.8 V,
CLK = 200 MHz
Video + no bias (700 mV)
Video + bias (1.05 V)
Generic + no bias (1.25 V)
Video + no bias (700 mV)
Video + bias (1.05 V)
Generic + no bias (1.25 V)
IDVDD
Operating digital
supply current
AVDD = 3.3 V, DVDD = 1.8 V,
VDD_DLL = 1.8 V,
VDD_IO = 3.3 V,
CLK = 80 MHz
AVDD = 3.3 V, DVDD = 1.8 V,
VDD_DLL = 1.8 V
(DLL bypassed),
VDD_IO = 1.8 V,
CLK = 200 MHz
Video + no bias (700 mV)
Video + bias (1.05 V)
Generic + no bias (1.25 V)
Video + no bias (700 mV)
Video + bias (1.05 V)
Generic + no bias (1.25 V)
IVDD_IO
Operating IO
supply current
AVDD = 3.3 V, DVDD = 1.8 V,
VDD_DLL = 1.8 V,
VDD_IO = 3.3 V,
CLK = 80 MHz
AVDD = 3.3 V, DVDD = 1.8 V,
VDD_DLL = 1.8 V
(DLL bypassed),
VDD_IO = 1.8 V,
CLK = 200 MHz
Video + no bias (700 mV)
Video + bias (1.05 V)
Generic + no bias (1.25 V)
Video + no bias (700 mV)
Video + bias (1.05 V)
Generic + no bias (1.25 V)
IVDD_DLL
Operating DLL
supply current
AVDD = 3.3 V, DVDD = 1.8 V,
VDD_DLL = 1.8 V,
VDD_IO = 3.3 V,
CLK = 80 MHz
AVDD = 3.3 V, DVDD = 1.8 V,
VDD_DLL = 1.8 V
(DLL bypassed),
VDD_IO = 1.8 V,
CLK = 200 MHz
Video + no bias (700 mV)
Video + bias (1.05 V)
Generic + no bias (1.25 V)
Video + no bias (700 mV)
Video + bias (1.05 V)
Generic + no bias (1.25 V)
AVDD = 3.3 V, DVDD = 1.8 V,
VDD_DLL = 1.8 V,
VDD_IO = 3.3 V,
CLK = 80 MHz
Video + no bias (700 mV)
Video + bias (1.05 V)
Generic + no bias (1.25 V)
PD
Power disspiation AVDD = 3.3 V, DVDD = 1.8 V, Video + no bias (700 mV)
VDD_DLL = 1.8 V
(DLL bypassed),
Video + bias (1.05 V)
VDD_IO = 1.8 V,
CLK = 200 MHz
Generic + no bias (1.25 V)
DIGITAL INPUTS - DC CHARACERISTICS
IIH
High-level input
current
IIL
IIL(CLK)
Low-level input
current
Low-level input
current, CLK
VDD_IO = 3.3 V,
Digital inputs and CLK at 0 V for IIL;
Digital inputs and CLK at 3.6 V for IIH
IIH(CLK)
High-level input
current, CLK
CI
Input capacitance TA = 25°C
ts
GY, RCr, BCb data VDD_IO = 1.8 V
inputs setup time VDD_IO = 3.3 V
(1) TA = 25°C for typical parameters.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): THS8200-EP
THS8200-EP
SLES253 â DECEMBER 2009
MIN TYP(1)
94
94
162
94
94
162
38
38
38
89
89
89
1.7
1.7
1.7
1.7
1.7
1.7
4.9
4.9
4.9
4.9
4.9
4.9
398
398
641
489
489
700
MAX
98
98
170
98
98
UNIT
mA
170
45
45
45
95 mA
95
95
2.7
2.7
2.7
2.7 mA
2.7
2.7
5.6
5.6
5.6
5.6 mA
5.6
5.6
430
430
660
500 mW
500
735
1 µA
â1 µA
1 µA
â1 µA
5
pF
1.5
nA
1.5
Electrical Characteristics
89
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese