THS8200-EP Datasheet, PDF (61/104 Pages) Texas Instruments – All-Format Oversampled Component Video/PC Graphics D/A System With Three 11-Bit DACs, CGMS Data Insertion

THS8200-EP
www.ti.com
SLES253 – DECEMBER 2009
Sub-address
Data0
DataN+1
P
Sub-address of the first register to read, length: 1 byte
First byte of the data read
Nth byte of the data read
Stop condition
In both write and read operations, the sub-address is incremented automatically when multiple bytes are
written/read. Therefore, only the first sub-address needs to be supplied to the THS8200.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): THS8200-EP
Detailed Functional Description
61