English
Language : 

TLK2208B Datasheet, PDF (5/40 Pages) Texas Instruments – 8-PORT GIGABIT ETHERNET TRANCSEIVER
TLK2208B
8ĆPORT GIGABIT ETHERNET TRANSCEIVER
SLLS578D − AUGUST 2003 − REVISED SEPTEMBER 2006
Signal Terminal Description
Serial I/O Signals
SIGNAL
TX[A:H]+
TX[A:H]–
RX[A:H]+
RX[A:H]–
LOCATION TYPE
DESCRIPTION
H16:A16
H15:A15
VML
output
Differential output transmit. TX[A:H]+ and TX[A:H]– are differential serial outputs that interface to a
copper or an optical I/F module.
TX[A:H]+ and TX[A:H]– are put in a high-impedance state when LPBK = high or when the LOOPBACK
bit for a particular channel in the MDIO registers is set.
U16:K16
U15:K15
PECL- Differential input receive. RX[A:H]+ and RX[A:H]– together are the differential serial input interface
compatible from a copper or an optical I/F module. Differential resistive termination is built-in for these terminals.
input
Transmit Data Bus and Clock Signals
SIGNAL LOCATION
REFCLK
C12
TCLKB
E3
TCKD,
C4,
TCKF,
C5,
TCKH
C6
TDBA[7:0]
G2, G1, F2,
F1, E2, E1,
D2, D1
TDBA8
H2
TDBA9
H1
TDDC[7:0] D3, C3, B2,
A2, A1, B1,
C2, C1
TYPE
LVCMOS
input
LVCMOS
input with
P/U
LVCMOS
input with
P/U
LVCMOS
input
LVCMOS
input
LVCMOS
input with
P/D
LVCMOS
input
DESCRIPTION
Reference clock. REFCLK is an external input clock that provides the clock reference for
synchronizing the receiver and transmitter interfaces.
REFCLK is supposed to run from 100 MHz up to 130 MHz for 1 Gbps up to 1.3 Gbps operation of the
serial interface.
Transmit data clock. When in synchronized channel modes, the data on TDBA[9:0], TDDC[9:0],
TDFE[9:0] and TDHG[9:0] is latched on both the rising and falling edges of TCLKB.
When in independent channel modes, TCLKB latches TDBA[9:0] data on both its rising and falling
edges.
Transmit data clock channels C and D, E and F, G and H. When in independent channel mode, these
terminals are used to latch data for their perspective channels on both the rising and falling edges.
TCKD applies to channels C and D, TCKF applies to channels E and F, and TCKH applies to channels
G and H.
Transmit data channels A and B. The parallel data is clocked into the transceiver on the rising and
falling edges of TCLKB and transmitted as a serial stream with TDBA0 sent as the first bit.
In multiplexed channel mode, data for channel B is aligned to the rising edge of TCLKB and data for
channel A is aligned to the falling edge of TCLKB.
In nibble interface mode, data is input least-significant nibble first, aligned to the falling edge of TCLKB,
followed by the most-significant nibble aligned to the rising edge. When CODE = high, TDBA3 acts
as the K-character indicator for channel A.
Transmit data, K-generator channels A and B. In multiplexed channel mode, when CODE = low, this
terminal is the 9th bit of a 10-bit word to be transmitted. When CODE = high, this terminal acts as the
K-character indicator. When TDBA8 = high, the data on TDBA[7:0] is encoded into a K-character.
In nibble interface mode, when CODE = low, this terminal is the 4th and 9th bits of a 10-bit word to be
transmitted on channel B. When CODE = high, this terminal acts as the K-character indicator for
channel B. Data is latched on the rising and falling edges of TCLKB.
Transmit data channels A and B. When CODE = low, this terminal is the 10th bit of a 10-bit word. When
CODE = high, this terminal should be left floating or tied low to ground.
Data is latched on the rising and falling edges of TCLKB.
Transmit data channels C and D. The parallel data is clocked into the transceiver on the rising and
falling edges of the transmit clock and transmitted as a serial stream with bit 0 sent as the first bit.
In independent channel mode, the transmit clock that latches this input is TCLKD. In all other modes,
the transmit clock is TCLKB.
In multiplexed channel mode, data for channel D is aligned to the rising edge of the transmit clock and
data for channel C is aligned to its falling edge.
In nibble interface mode, data is input least-significant nibble first, aligned to the falling edge of the
transmit clock, followed by the most-significant nibble aligned to the rising edge of the transmit clock.
Channel C data is input on TDDC[4:0] and channel D on TDDC[9:5]. When CODE = high, TDDC3 acts
as the K-character indicator for channel C.
WWW.TI.COM
5