DRV8308_15 Datasheet, PDF (4/60 Pages) Texas Instruments – DRV8308 Brushless DC Motor Controller

DRV8308
SLVSCF7A – FEBRUARY 2014 – REVISED OCTOBER 2014
www.ti.com
Pin Functions (continued)
PIN
I/O ⁽¹⁾
NAME
NUMBER
DESCRIPTION
EXTERNAL COMPONENTS OR CONNECTIONS
FAULTn
Fault indicator – active low when
17
OD overcurrent, overtemperature, or rotor
stall detected. Open-drain output.
FGOUT
Outputs a TACH signal generated from
16
OD the FG amplifier or Hall sensors.
Open-drain output.
LOCKn
Outputs a signal that indicates the
18
OD speed loop is locked. Open-drain
output.
RESET
23
I
Active high to reset all internal logic.
Internal pulldown resistor.
SERIAL INTERFACE
SCLK ⁽²⁾
11
I/OD Serial clock
SPI mode: Serial clock input. Data is clocked on rising edges.
Internal pulldown resistor.
EEPROM mode: Connect to EEPROM CLK. Open-drain
output requires external pullup.
SCS ⁽²⁾
12
I/OD Serial chip select
SPI mode: Active high enables serial interface operation.
Internal pulldown resistor.
EEPROM mode: Connect to EEPROM CS. Open-drain output
requires external pullup.
SDATAI
14
I Serial data input
SPI mode: Serial data input. Internal pulldown resistor.
EEPROM mode: Serial data input. Connect to EEPROM DO
terminal.
SDATAO
15
OD Serial data output
SPI mode: Serial data output. Open-drain output.
EEPROM mode: Connect to EEPROM DI. Open-drain output
requires external pullup.
SMODE
13
I Serial mode
SPI mode: leave open or connect to ground for SPI interface
mode.
EEPROM mode: Connect to logic high to for EEPROM mode.
POWER STAGE INTERFACE
ISEN
31
I Low-side current sense resistor
Connect to low-side current sense resistor
U
33
I
V
36
I
Measures motor phase voltages for
V_FETOCP
Connect to motor windings
W
39
I
UHSG
32
O
VHSG
35
O High-side FET gate outputs
Connect to high-side 1/2-H N-channel FET gate
WHSG
38
O
ULSG
34
O
VLSG
37
O Low-side FET gate outputs
Connect to low-side 1/2-H N-channel FET gate
WLSG
40
O
HALL AND FG INTERFACE
FGFB
8
O FG amplifier feedback terminal
Connect feedback network to FGIN–
FGINN_TACH
9
I ⁽³⁾
FG amplifier negative input or TACH
input
Connect to FG trace and filter components. When using a
TACH with FGSEL= 3, connect a logic-level TACH signal. If
unused, connect FGFB to FG–.
FGINP
10
I/O FG amplifier positive input
Connect to FG trace and filter components on the PCB (if
used).
(2) In SPI mode, these terminals are inputs; in EEPROM mode, they are open-drain outputs.
(3) When using FG amp, this terminal is an analog input. If in TACH mode, this is a logic-level input.
4
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: DRV8308