CC430F6147_15 Datasheet, PDF (33/118 Pages) Texas Instruments – MSP430 SoC With RF Core

www.ti.com
ECCN 5E002 TSPA - Technology / Software Publicly Available
CC430F614x
CC430F514x
CC430F512x
SLAS555A – NOVEMBER 2012 – REVISED FEBRUARY 2013
Table 32. Port P5 Registers (Base Address: 0240h)
REGISTER DESCRIPTION
Port P5 input
Port P5 output
Port P5 direction
Port P5 pullup/pulldown enable
Port P5 drive strength
Port P5 selection
REGISTER
P5IN
P5OUT
P5DIR
P5REN
P5DS
P5SEL
OFFSET
00h
02h
04h
06h
08h
0Ah
Table 33. Port J Registers (Base Address: 0320h)
REGISTER DESCRIPTION
Port PJ input
Port PJ output
Port PJ direction
Port PJ pullup/pulldown enable
Port PJ drive strength
REGISTER
PJIN
PJOUT
PJDIR
PJREN
PJDS
OFFSET
00h
02h
04h
06h
08h
Table 34. TA0 Registers (Base Address: 0340h)
REGISTER DESCRIPTION
TA0 control
Capture/compare control 0
Capture/compare control 1
Capture/compare control 2
Capture/compare control 3
Capture/compare control 4
TA0 counter register
Capture/compare register 0
Capture/compare register 1
Capture/compare register 2
Capture/compare register 3
Capture/compare register 4
TA0 expansion register 0
TA0 interrupt vector
REGISTER
TA0CTL
TA0CCTL0
TA0CCTL1
TA0CCTL2
TA0CCTL3
TA0CCTL4
TA0R
TA0CCR0
TA0CCR1
TA0CCR2
TA0CCR3
TA0CCR4
TA0EX0
TA0IV
OFFSET
00h
02h
04h
06h
08h
0Ah
10h
12h
14h
16h
18h
1Ah
20h
2Eh
Table 35. TA1 Registers (Base Address: 0380h)
REGISTER DESCRIPTION
TA1 control
Capture/compare control 0
Capture/compare control 1
Capture/compare control 2
TA1 counter register
Capture/compare register 0
Capture/compare register 1
Capture/compare register 2
TA1 expansion register 0
TA1 interrupt vector
REGISTER
TA1CTL
TA1CCTL0
TA1CCTL1
TA1CCTL2
TA1R
TA1CCR0
TA1CCR1
TA1CCR2
TA1EX0
TA1IV
OFFSET
00h
02h
04h
06h
10h
12h
14h
16h
20h
2Eh
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
33