CC430F6147_15 Datasheet, PDF (32/118 Pages) Texas Instruments – MSP430 SoC With RF Core

CC430F614x
CC430F514x
CC430F512x
ECCN 5E002 TSPA - Technology / Software Publicly Available
SLAS555A – NOVEMBER 2012 – REVISED FEBRUARY 2013
Table 29. Port Mapping Port P3 Registers (Base Address: 01D8h)
REGISTER DESCRIPTION
Port P3.0 mapping register
Port P3.1 mapping register
Port P3.2 mapping register
Port P3.3 mapping register
Port P3.4 mapping register
Port P3.5 mapping register
Port P3.6 mapping register
Port P3.7 mapping register
REGISTER
P3MAP0
00h
P3MAP1
01h
P3MAP2
02h
P3MAP3
03h
P3MAP4
04h
P3MAP5
05h
P3MAP6
06h
P3MAP7
07h
www.ti.com
OFFSET
Table 30. Port P1, P2 Registers (Base Address: 0200h)
REGISTER DESCRIPTION
Port P1 input
Port P1 output
Port P1 direction
Port P1 pullup/pulldown enable
Port P1 drive strength
Port P1 selection
Port P1 interrupt vector word
Port P1 interrupt edge select
Port P1 interrupt enable
Port P1 interrupt flag
Port P2 input
Port P2 output
Port P2 direction
Port P2 pullup/pulldown enable
Port P2 drive strength
Port P2 selection
Port P2 interrupt vector word
Port P2 interrupt edge select
Port P2 interrupt enable
Port P2 interrupt flag
REGISTER
P1IN
P1OUT
P1DIR
P1REN
P1DS
P1SEL
P1IV
P1IES
P1IE
P1IFG
P2IN
P2OUT
P2DIR
P2REN
P2DS
P2SEL
P2IV
P2IES
P2IE
P2IFG
OFFSET
00h
02h
04h
06h
08h
0Ah
0Eh
18h
1Ah
1Ch
01h
03h
05h
07h
09h
0Bh
1Eh
19h
1Bh
1Dh
Table 31. Port P3, P4 Registers (Base Address: 0220h)
REGISTER DESCRIPTION
Port P3 input
Port P3 output
Port P3 direction
Port P3 pullup/pulldown enable
Port P3 drive strength
Port P3 selection
Port P4 input
Port P4 output
Port P4 direction
Port P4 pullup/pulldown enable
Port P4 drive strength
Port P4 selection
REGISTER
P3IN
P3OUT
P3DIR
P3REN
P3DS
P3SEL
P4IN
P4OUT
P4DIR
P4REN
P4DS
P4SEL
OFFSET
00h
02h
04h
06h
08h
0Ah
01h
03h
05h
07h
09h
0Bh
32
Submit Documentation Feedback
Copyright © 2012–2013, Texas Instruments Incorporated