English
Language : 

LM3S6753 Datasheet, PDF (135/625 Pages) Texas Instruments – Stellaris LM3S6753 Microcontroller
Stellaris® LM3S6753 Microcontroller
7.1
Block Diagram
Figure 7-1. Hibernation Module Block Diagram
XOSC0
XOSC1
HIBCTL.CLK32EN
/128
HIBCTL.CLKSEL
Non-Volatile
Memory
HIBDATA
Pre-Divider
HIBRTCT
RTC
HIBRTCC
HIBRTCLD
HIBRTCM0
HIBRTCM1
Interrupts
HIBIM
HIBRIS
HIBMIS
HIBIC
MATCH0/1
WAKE
LOWBAT
VDD
VBAT
Low Battery
Detect
Power
Sequence
Logic
HIBCTL.LOWBATEN
HIBCTL.PWRCUT
HIBCTL.RTCWEN
HIBCTL.EXTWEN
HIBCTL.VABORT
Interrupts
to CPU
HIB
7.2
7.2.1
Functional Description
The Hibernation module controls the power to the processor with an enable signal (HIB) that signals
an external voltage regulator to turn off.
The Hibernation module power source is determined dynamically. The supply voltage of the
Hibernation module is the larger of the main voltage source (VDD) or the battery/auxilliary voltage
source (VBAT). A voting circuit indicates the larger and an internal power switch selects the
appropriate voltage source. The Hibernation module also has a separate clock source to maintain
a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to
turn back on the power when an external pin (WAKE) is asserted, or when the internal RTC reaches
a certain value. The Hibernation module can also detect when the battery voltage is low, and
optionally prevent hibernation when this occurs.
Power-up from a power cut to code execution is defined as the regulator turn-on time (specified at
tHIB_TO_VDD maximum) plus the normal chip POR (see “Hibernation Module” on page 585).
Register Access Timing
Because the Hibernation module has an independent clocking domain, certain registers must be
written only with a timing gap between accesses. The delay time is tHIB_REG_WRITE, therefore software
must guarantee that a delay of tHIB_REG_WRITE is inserted between back-to-back writes to certain
Hibernation registers, or between a write followed by a read to those same registers. There is no
restriction on timing for back-to-back reads from the Hibernation module.
April 05, 2010
135
Texas Instruments-Production Data