M16C63 Datasheet, PDF (71/115 Pages) Renesas Technology Corp – RENESAS MCU

M16C/63 Group
5. Electrical Characteristics
Memory Expansion Mode and Microprocessor Mode
(Effective in wait state setting)
V_CC1 = V_CC2 = 5 V
BCLK
RD
(Separate bus)
WR, WRL, WRH
(Separate bus)
RD
(Multiplexed bus)
WR, WRL, WRH
(Multiplexed bus)
RDY input
tsu(RDY-BCLK)
(Common to wait state and no wait state settings)
th(BCLK-RDY)
BCLK
HOLD input
tsu(HOLD-BCLK)
th(BCLK-HOLD)
HLDA input
P0, P1, P2,
P3, P4,
P5_0 to P5_2 ⁽¹⁾
td(BCLK-HLDA)
td(BCLK-HLDA)
Hi−Z
Note:
1. These pins are high-impedance regardless of the input level of the BYTE pin, PM06 bit in PM0 register,
and PM11 bit in PM1 register.
Measuring conditions
y VCC1 = VCC2 = 5 V
y Input timing voltage: VIL = 1.0 V, VIH = 4.0 V
y Output timing voltage: VOL = 2.5 V, VOH = 2.5 V
Figure 5.13 Timing Diagram
REJ03B0271-0100 Rev.1.00 Sep 15, 2009
Page 71 of 113