M16C63 Datasheet, PDF (2/115 Pages) Renesas Technology Corp – RENESAS MCU

M16C/63 Group
1. Overview
1.2 Specifications
The M16C/63 Group includes 100-pin and 80-pin packages. Table 1.1 to Table 1.4 list specifications.
Table 1.1 Specifications for the 100-Pin Package (1/2)
Item
Function
Description
CPU
Central processing unit
M16C/60 Series core
(multiplier: 16-bit × 16-bit  32-bit,
multiply and accumulate instruction: 16-bit × 16-bit + 32-bit  32-bit)
• Number of basic instructions: 91
• Minimum instruction execution time:
50.0 ns (f(BCLK) = 20 MHz, VCC1 = VCC2 = 2.7 to 5.5 V)
200.0 ns (f(BCLK) = 5 MHz, VCC1 = VCC2 = 1.8 to 5.5 V)
• Operating modes: Single-chip, memory expansion, and microprocessor
Memory
ROM, RAM, data flash
See Table 1.5 “Product List”.
Voltage
Detection
Voltage detector
• Power-on reset
• 3 voltage detection points (detection level of voltage detection 0 and 1
selectable)
Clock
Clock generator
• 4 circuits: Main clock, sub clock, low-speed on-chip oscillator (125 kHz),
high-speed on-chip oscillator (40 MHz ±10%)
• Oscillation stop detection: Main clock oscillation stop/reoscillation
detection function
• Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8, and 16
Sub clock frequency divider circuit: Divide ratio selectable from 1 and 2
• Power saving features: Wait mode, stop mode
• Real-time clock
External Bus
Expansion
Bus memory expansion
I/O Ports Programmable I/O ports
• Address space: 1 MB
• External bus interface: 0 to 8 waits inserted, 4 chip select outputs,
memory area expansion function (expandable to 4 MB), 3 V and 5 V
interfaces
• Bus format: Separate bus or multiplexed bus selectable, data bus width
selectable (8 or 16 bits), number of address buses selectable (12, 16, or
20)
• CMOS I/O ports: 85 (selectable pull-up resistors)
• N-channel open drain ports: 3
Interrupts
• Interrupt vectors: 70
• External interrupt inputs: 17 (NMI, INT × 8, key input × 8)
• Interrupt priority levels: 7
Watchdog Timer
15-bit timer × 1 (with prescaler)
Automatic reset start function selectable
DMA
DMAC
• 4 channels, cycle steal mode
• Trigger sources: 43
• Transfer modes: 2 (single transfer, repeat transfer)
REJ03B0271-0100 Rev.1.00 Sep 15, 2009
Page 2 of 113