M16C6K7 Datasheet, PDF (60/285 Pages) Renesas Technology Corp – SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Rev.1.0
Interrupt
Mitsubishi microcomputers
M16C / 6K7 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Pull-up
transistor
P147/KI17
P146/KI16
P145/KI15
P144/KI14
P143/KI13
P142/KI12
P141/KI11
P140/KI10
Pull-up
transistor
Pull-up
transistor
Pull-up
transistor
Pull-up
transistor
Pull-up
transistor
Pull-up
transistor
Pull-up
transistor
Pull-up select bit
P147 direction register
P147 direction register
P146 direction register
P145 direction register
P144 direction register
P143 direction register
P142 direction register
P141 direction register
P140 direction register
Fig.DD-15 Block diagram of key input interrupt 1
Key input interrupt 1 register (005C16)
Interrupt control
circuit
Key input interrupt 1 request
P147 event latch circuit
Falling edge detection
one-shot generate circuit
02F616 write
SQ
R QC
P146 event latch circuit
02F616 write
P145 event latch circuit
02F616 write
P144 event latch circuit
02F616 write
P143 event latch circuit
02F616 write
P142 event latch circuit
02F616 write
P141 event latch circuit
02F616 write
P140 event latch circuit
02F616 write
02F616 read
DB7
02F616 read
DB6
02F616 read
DB5
02F616 read
DB4
02F616 read
DB3
02F616 read
DB2
02F616 read
DB1
02F616 read
DB0
P140
P141
P142
Key input interrupt 1 request
Interrupt request bit
P14 event request 0016
Write signal of
address 02F616
Read out data from
address 02F616
0116
0116
Interrupt process
(Note1)
(Note2)
0016
0416
0616
0016
0616
Interrupt process
0016
Interrupt process
Note 1: The input sequence order can not be conformed if there are numbers of valid falling edge inputs,
Note2 : If the valid falling edge input and the write to the address of 02F616 occur simultaneously, the event may not be latched.
Fig.DD-16 Block diagram of key input interrupt 1
59