English
Language : 

RX630_15 Datasheet, PDF (4/156 Pages) Renesas Technology Corp – Renesas MCUs
RX630 Group
1. Overview
Table 1.1
Outline of Specifications (3/5)
Classification
Timers
Module/Function
16-bit timer pulse unit
(TPUa)
Multi-function timer
pulse unit 2 (MTU2a)
Description
 (16 bits × 6 channels) × 2 units
 Maximum of 16 pulse-input/output possible
 Select from among seven or eight counter-input clock signals for each channel
 Supports the input capture/output compare function
 Output of PWM waveforms in up to 15 phases in PWM mode
 Support for buffered operation, phase-counting mode (two phase encoder input) and
cascade-connected operation (32 bits × 2 channels) depending on the channel.
 PPG output trigger can be generated
 Capable of generating conversion start triggers for the A/D converters
 Signals from the input capture pins are input via a digital filter
 Clock frequency measuring method
 (16 bits × 6 channels) × 1 unit
 Time bases for the 6 16-bit timer channels can be provided via up to 16 pulse-input/
output lines and three pulse-input lines
 Select from among eight counter-input clock signals for each channel (PCLK/1, PCLK/
4, PCLK/16, PCLK/64, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5,
for which only four signals are available.
 Input capture function
 21 output compare/input capture registers
 Complementary PWM output mode
 Reset synchronous PWM mode
 Phase-counting mode
 Generation of triggers for A/D converter conversion
 Digital filter
 Signals from the input capture pins are input via a digital filter
 PPG output trigger can be generated
 Clock frequency measuring function
Frequency
measurement function
(MCK)
Port output enable 2
(POE2a)
Programmable pulse
generator (PPG)
8-bit timers (TMR)
Compare match timer
(CMT)
Realtime clock (RTCa)
Watchdog timer
(WDTA)
Independent watchdog
timer (IWDTA)
The MTU or unit 0 TPU module can be used to monitor the main clock, sub-clock, HOCO
clock, LOCO clock, and PLL clock for abnormal frequencies.
Controls the high-impedance state of the MTU’s waveform output pins
 (4 bits × 4 groups) × 2 units
 Pulse output with the MTU or TPU output as a trigger
 Maximum of 32 pulse-output possible
 (8 bits × 2 channels) × 2 units
 Select from among seven internal clock signals (PCLK/1, PCLK/2, PCLK/8, PCLK/32,
PCLK/64, PCLK/1024, PCLK/8192) and one external clock signal
 Capable of output of pulse trains with desired duty cycles or of PWM signals
 The 2 channels of each unit can be cascaded to create a 16-bit timer
 Generation of triggers for A/D converter conversion
 Capable of generating baud-rate clocks for SCI5, SCI6, and SCI12
 (16 bits × 2 channels) × 2 units
 Select from among four internal clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/
512)
 Clock sources: Main clock, sub-clock
 Clock and calendar functions
Interrupt sources: Alarm interrupt, periodic interrupt, and carry interrupt
 Battery backup operation
 Time-capture facility for three values
 14 bits × 1 channel
 Select from among 6 counter-input clock signals (PCLK/4, PCLK/64, PCLK/128, PCLK/
512, PCLK/2048, PCLK/8192)
 14 bits × 1 channel
 Counter-input clock: Dedicated on-chip oscillator for the IWDT
 Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64,
dedicated clock/128, dedicated clock/256
R01DS0060EJ0160 Rev.1.60
May 19, 2014
Page 4 of 154