HD66773R Datasheet, PDF(36/133 Page) Renesas Technology Corp – 262,144-color, 132 x 176-dot Graphics Controller Driver for TFT LCD panels

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

HD66773R Datasheet, PDF (36/133 Pages) Renesas Technology Corp – 262,144-color, 132 x 176-dot Graphics Controller Driver for TFT LCD panels

◁

HD66773R

Entry Mode (R05h)

Compare Register (R06h)

R/W RS

IB15 IB14 IB13 IB12 IB11 IB10 IB9 IB8 IB7 IB6 IB5 IB4 IB3 IB2 IB1 IB0

DIT 0 0 BGR 0 0 HWM 0 0 0 I/D1 I/D0 AM LG2 LG1 LG0

W 1 CP15 CP14 CP13 CP12 CP11 CP10 CP9 CP8 CP7 CP6 CP5 CP4 CP3 CP2 CP1 CP0

The HD66773R modifies write data sent from the microcomputer before writing to GRAM. This enables

high-speed GRAM data update, and reduces the load on the microcomputer software. For details, see

âGraphics Operation Functionâ.

HWM: When HWM=1, data are written to GRAM in high speed. In high-speed write mode, 4 words are

written to GRAM in a single operation after executing 4 RAM write operations. If RAM write is

terminated before it is executed 4 times, the last data will not be written. Make sure that RAM write is

executed 4 times. For this reason, the lower 2 bits must be set to â0â when setting the RAM address. For

details, âHigh-Speed RAM Write Modeâ.

I/D1-0: The address counter is automatically incremented by 1, after data are written to GRAM when I/D1-

0 = â1â. The address counter is automatically decremented by 1, after data are written to GRAM when

I/D1-0 = â0â. The setting for the increment or decrement of the address counter can be made independently

for each upper and lower bits of the address. The transition direction of the address when data are written

to GRAM is set with AM bits.

AM: Set the direction in which the address counter is updated automatically after data are written to

GRAM. When AM = â0â, the address counter is updated in the horizontal direction. When AM = â1â, the

address counter is updated in the vertical direction. When window addresses are specified, data are written

to the GRAM area specified by the window address in the manner specified with I/D1-0, AM bits.

DIT: Hardware-dither mode when DIT = â1â. Use hardware-dither mode with 18/9-bit interface modes.

AM="0"

Horizontal

AM="1"

Vertical

I/D1-0="00"

Horizontal: decrement

Vertical: decrement

0000h

I/D1-0="01"

Horizontal: increment

Vertical: decrement

0000h

I/D1-0="10"

Horizontal: decrement

Vertical: increment

0000h

I/D1-0="11"

Horizontal: increment

Vertical: increment

0000h

AF83h

0000h

AF83h

0000h

AF83h

0000h

AF83h

Note: When the window address is set, data are written only in the window address area on GRAM.

Address transition direction

Rev.1.10, Jun.21.2003, page 36 of 133

▷