|
RX220_15 Datasheet, PDF (3/107 Pages) Renesas Technology Corp – Renesas MCUs | |||
|
◁ |
RX220 Group
1. Overview
Table 1.1
Outline of Specifications (2 / 3)
Classification
DMA
Module/Function
DMA controller (DMACA)
I/O ports
Data transfer controller
(DTCa)
General I/O ports
Event link controller (ELC)
Multi-function pin controller (MPC)
Timers
Multi-function timer pulse
unit 2 (MTU2a)
Port output enable 2
(POE2a)
8-bit timer (TMR)
Compare match timer
(CMT)
Independent watchdog
timer (IWDTa)
Realtime clock (RTCc)
Description
ï· 4 channels
ï· Three transfer modes: Normal transfer, repeat transfer, and block transfer
ï· Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral
functions
ï· Three transfer modes: Normal transfer, repeat transfer, and block transfer
ï· Activation sources: Interrupts
ï· Chain transfer function
100-pin/64-pin/48-pin
ï· I/O pin: 84/48/34
ï· Input: 1/1/1
ï· Pull-up resistors: 84/48/34
ï· Open-drain outputs: 35/26/20
ï· 5-V tolerance: 4/2/2
ï· 8-bit port switching function: Not supported/supported/supported
ï· Event signals of 46 types can be directly connected to the module
ï· Operations of timer modules are selectable at event input
ï· Capable of event link operation for port B
ï· Capable of selecting input/output function from multiple pins
ï· (16 bits ï´ 6 channels) ï´ 1 unit
ï· Time bases for the six 16-bit timer channels can be provided via up to 16 pulse-input/output lines and
three pulse-input lines
ï· Select from among eight or seven counter-input clock signals for each channel (PCLK/1, PCLK/4,
PCLK/16, PCLK/64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than
channel 5, for which only four signals are available.
ï· Input capture function
ï· 21 output compare/input capture registers
ï· Pulse output mode
ï· Complementary PWM output mode
ï· Reset synchronous PWM mode
ï· Phase-counting mode
ï· Generation of triggers for A/D converter conversion
Controls the high-impedance state of the MTUâs waveform output pins
ï· (8 bits ï´ 2 channels) ï´ 2 units
ï· Select from among seven internal clock signals (PCLK/1, PCLK/2, PCLK/8, PCLK/32, PCLK/64,
PCLK/1024, PCLK/8192) and one external clock signal
ï· Capable of output of pulse trains with desired duty cycles or of PWM signals
ï· The 2 channels of each unit can be cascaded to create a 16-bit timer
ï· Capable of generating baud-rate clocks for SCI5, SCI6, and SCI12
ï· (16 bits ï´ 2 channels) ï´ 2 units
ï· Select from among four clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)
ï· 14 bits ï´ 1 channel
ï· Counter-input clock: IWDT-dedicated on-chip oscillator
Frequency divided by 1, 16, 32, 64, 128, or 256
ï· Clock source: Sub-clock
ï· Time count or 32-bit binary count in second units basis selectable
ï· Time/calendar
ï· Interrupt sources: Alarm interrupt, periodic interrupt, and carry interrupt
R01DS0130EJ0110 Rev.1.10
Dec 20, 2013
Page 3 of 105
|
▷ |