PD72042B_15 Datasheet, PDF (23/92 Pages) Renesas Technology Corp – LSI DEVICE FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL

µPD72042B
2.5 BIT FORMAT
Fig. 2-4 illustrates the bits that constitute an IEBus communication frame.
Logic "1"
Logic "0"
Fig. 2-4 IEBus Bit Format (Concept)
Preparation Synchronization Data period Preparation Synchronization Data period
period
period
period
period
Logic 1: The potential difference between the bus lines (the BUS+ and BUS- pins) is 20 mV or less (low level).
Logic 0: The potential difference between the bus lines (the BUS+ and BUS- pins) is 120 mV or more (high level).
Preparation period
Synchronization period
Data period
: First and subsequent low-level (logic 1) periods
: Next high-level (logic 0) period
: Period in which a bit value is indicated (logic 1 = low level, logic 0 = high level)
The synchronization and data periods are almost equal in duration.
For the IEBus, synchronization is established for each bit. The specifications of the total time required for a bit
and the duration of each period allotted within the bit vary depending on the type of the transmission bits, and whether
the unit is a master or slave.
Data Sheet S13990EJ3V0DS
21