|
PD77210_15 Datasheet, PDF (19/76 Pages) Renesas Technology Corp – 16-BIT FIXED-POINT DIGITAL SIGNAL PROCESSOR | |||
|
◁ |
µPD77210, 77213
⢠Timer
Pin Name
TIMOUT
Pin No.
144-pin LQFP 161-pin FBGA
68
K3
I/O
Function
Output Time out monitor
This pin is asserted active when the timer times out.
Alternate
Pin
â
⢠Serial interface
Pin Name
Pin No.
I/O
144-pin LQFP 161-pin FBGA
Function
Alternate
Pin
ASCK/
74
M2
I/O Audio serial clock input/output
â
BCLK
ASCK:Audio serial clock input
BCLK:Serial clock I/O
ASO
70
K4
Output Audio serial data output
â
(3S)
ASI
76
P3
Input Audio serial data input
â
ASOEN/ 69
M3
LRCLK
ASIEN/
75
N3
MCLK
TSCK
79
N4
I/O Audio serial output enable/left right clock input output
â
ASOEN:Audio serial output enable input
LRCLK:Left right clock I/O
Input Audio serial input enable/master clock input output
â
ASIEN:Audio serial input enable input
MCLK:Master clock input (in master mode)
Input Clock input for time division serial
â
TSO
78
P4
Output Time-division serial data output
â
(3S)
TSI
81
P5
Input Time-division serial data input
â
TSORQ
82
M5
Output Time-division serial output request
â
TSOEN
77
M4
Input Time-division serial output enable
â
TSIEN
80
L5
Input Time-division serial input enable
â
TSIAK
83
N5
Output Time-division serial input acknowledge
â
Remark Those pins marked â3Sâ in the above table enter the high-impedance state when data transmission is
completed and when the hardware reset (RESET) signal is input.
Data Sheet U15203EJ3V0DS
17
|
▷ |