English
Language : 

PD70F3461_15 Datasheet, PDF (18/63 Pages) Renesas Technology Corp – V850E/CAG4-M 32-Bit Single-Chip Microcontroller
2.3 Peripheral PLL Characteristics
µPD70F3461
Ta =-40 to +105°C
VDD5X = 4.5 to 5.5V
VDD3x = AVDD = BVDD3x = MVDD3x = 3.0 to 3.6V
VSS5X = VSS3x = AVSS = BVSS5X = BVSS3X = MVSS3X = 0V
Table 2-3: Peripheral PLL Characteristics
Parameter
Symbol
Conditions
MIN. TYP. MAX. Unit
Peripheral PLL lock-up time
TPLT
OSC MODE
400
µs
Peripheral PLL Output period jittera TPOPJ
-100
100
ps
a. TPOPJ is not tested in production. It is specified by design and ensured by evaluation.
2.4 CPU PLL Characteristics
Ta =-40 to +105°C
VDD5X = 4.5 to 5.5V
VDD3x = AVDD = BVDD3x = MVDD3x = 3.0 to 3.6V
VSS5X = VSS3x = AVSS = BVSS5X = BVSS3X = MVSS3X = 0V
Table 2-4: CPU PLL Characteristics
Parameter
Symbol
Conditions
MIN. TYP. MAX. Unit
CPU PLL lock-up time
TCLT
OSC MODE
400
µs
CPU PLL Output period jitter a
TCOPJ
-100
100
ps
a. TCOPJ is not tested in production. It is specified by design and ensured by evaluation.
2.5 Low-Frequency Internal Oscillator Characteristics
Ta =-40 to +105°C
VDD5X = 4.5 to 5.5V
VDD3x = AVDD = BVDD3x = MVDD3x = 3.0 to 3.6V
VSS5X = VSS3x = AVSS = BVSS5X = BVSS3X = MVSS3X = 0V
Table 2-5: CPU PLL Characteristics
Parameter
Low-frequency internal
oscillator frequency
Low-frequency internal
oscillator stabilization time a
Symbol
fLFIOSC
TLFIOST
Conditions
MIN.
120
TYP.
240
MAX. Unit
480 KHz
20
µs
a. TLFROST is not tested in production. It is specified by design and ensured by evaluation.
Datasheet U18578EE1V0DS00
18