English
Language : 

38K0 Datasheet, PDF (116/133 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
38K0 Group (L Ver.)
Timing Requirements
Table 21 Timing requirements (1) (VCC = 4.00 to 5.25 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted)
Symbol
Parameter
Limits
Min.
Typ.
tW(RESET)
Reset input “L” pulse width
2
tC(XIN)
Main clock input cycle time
83
tWH(XIN)
Main clock input “H” pulse width
35
tWL(XIN)
Main clock input “L” pulse width
35
tC(CNTR)
CNTR0 input cycle time
200
tWH(CNTR)
CNTR0 input “H” pulse width
80
tWL(CNTR)
CNTR0 input “L” pulse width
80
tWH(INT)
INT0, INT1 input “H” pulse width
80
tWL(INT)
INT0, INT1 input “L” pulse width
80
tC(SCLK)
Serial I/O clock input cycle time (Note)
800
tWH(SCLK)
Serial I/O clock input “H” pulse width (Note)
370
tWL(SCLK)
Serial I/O clock input “L” pulse width (Note)
370
tsu(RxD–SCLK)
Serial I/O input set up time
220
th(SCLK–RxD)
Serial I/O input hold time
100
Unit
Max.
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Note: These limits are the rating values in the clock synchronous mode, bit 6 of address 0FE016 = “1”. In the UART mode, bit 6 of address 0FE016 = “0”; the
rating values are set to one fourth.
Table 22 Timing requirements (2) (VCC = 3.00 to 4.00 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted)
Symbol
Parameter
Limits
Min.
Typ.
tW(RESET)
Reset input “L” pulse width
2
tC(XIN)
Main clock input cycle time
166
tWH(XIN)
Main clock input “H” pulse width
70
tWL(XIN)
Main clock input “L” pulse width
70
tC(CNTR)
CNTR0 input cycle time
500
tWH(CNTR)
CNTR0 input “H” pulse width
230
tWL(CNTR)
CNTR0 input “L” pulse width
230
tWH(INT)
INT0, INT1 input “H” pulse width
230
tWL(INT)
INT0, INT1 input “L” pulse width
230
tC(SCLK)
Serial I/O clock input cycle time (Note)
2000
tWH(SCLK)
Serial I/O clock input “H” pulse width (Note)
950
tWL(SCLK)
Serial I/O clock input “L” pulse width (Note)
950
tsu(RxD–SCLK)
Serial I/O input set up time
400
th(SCLK–RxD)
Serial I/O input hold time
200
Unit
Max.
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Note: These limits are the rating values in the clock synchronous mode, bit 6 of address 0FE016 = “1”. In the UART mode, bit 6 of address 0FE016 = “0”; the
rating values are set to one fourth.
Rev.3.00 Oct 05, 2006 page 116 of 129
REJ03B0192-0300