PD70F3826_15 Datasheet, PDF (11/75 Pages) Renesas Technology Corp – RENESAS MCU

μ PD70F3826, 70F3827, 70F3828, 70F3829, 70F3830, 70F3831, 70F3832, 70F3833, 70F3834, 70F3835, 70F3836, 70F3837
INTERNAL BLOCK DIAGRAM
• V850ES/JE3-E
TIMER / COUNTER FUNCTION
16-bit timer
counter AB
: 1 ch
TIAA00, TIAA10, TIAA40,
TIAA01
TOAA00, TOAA10, TOAA40,
TOAA01
16-bit
timer/event
counter AA
: 5 ch
16-bit
interval timer M
: 4 ch
16-bit
timer counter T
: 1 ch
WDT
RTC
RTP00 to RTP05
RTO
SERIAL INTERFACE FUNCTION
RXDC0, RXDC2, RXDC3
TXDC0, TXDC2, TXDC3
ASCKC0
SIF0, SIF2
SOF0, SOF2
SCKF0, SCKF2
SDA01, SDA02
SCL01, SCL02
CRXD0
CTXD0
UARTC
: 3 ch
CSIF
: 2 ch
IIC0
: 2 ch
CAN^{Note 3}
: 1 ch
Notes 1. μPD70F3826:
μPD70F3827:
μPD70F3828, 70F3829:
2. μPD70F3826:
μPD70F3827:
μPD70F3828, 70F3829:
3. μPD70F3829 only.
ROM
Note1
RAM
Note2
DMA
CPU
Multiplier
16 × 16 → 32
ALU
PC
32-bit
barrel shifter
System
registers
General-purpose
registers 32 bits × 32
BCU
Ethernet
controller
USB
function
Ports
A/D
converter
CLKOUT
PLL
X1
X2
CG
XT1
XT2
RESET
INTERRUPT FUNCTION
INTC
NMI
INTP01,
INTP07 to INTP11
DEBUG FUNCTION
DRST
DMS
DCU
DDI
DCK
DDO
Flash
controller
FLMD0
FLMD1
Regulator
EVDD
UVDD
VSS
VDD
REGC
64 KB
128 KB
256 KB
32 KB (Including 16 KB of data RAM)
48 KB (Including 16 KB of data RAM)
64 KB (Including 16 KB of data RAM)
R01DS0029EJ0001 Rev.0.01
Sep 30, 2010
Page 11 of 75