|
RX113_15 Datasheet, PDF (1/121 Pages) Renesas Technology Corp – Renesas MCUs | |||
|
Datasheet
RX113 Group
Renesas MCUs
32 MHz 32-bit RX MCUs, 50 DMIPS, up to 512 Kbytes of flash memory,
R01DS0216EJ0102
Rev.1.02
Dec 01, 2014
USB 2.0 full-speed host/function/OTG, up to 12 comms channels, serial sound interface,
LCD controller/driver, capacitive touch sensing unit, 12-bit A/D, 12-bit D/A, RTC
Features
â 32-bit RX CPU core
ï· 32 MHz maximum operating frequency
Capable of 50 DMIPS when operating at 32 MHz
ï· Accumulator handles 64-bit results (for a single instruction) from
32-bit à 32-bit operations
ï· Multiplication and division unit handles 32-bit à 32-bit
operations (multiplication instructions take one CPU clock cycle)
ï· Fast interrupt
ï· CISC Harvard architecture with five-stage pipeline
ï· Variable-length instruction format, ultra-compact code
ï· On-chip debugging circuit
â Low power consumption functions
ï· Operation from a single 1.8 to 3.6 V supply
ï· Three low power consumption modes
ï· Supply current
High-speed operating mode: 0.11 mA/MHz
Software standby mode: 0.44 μA
ï· Recovery time from software standby mode: 4.8 μs
â On-chip flash memory for code, no wait states
ï· Operation at 32 MHz, read cycle of 31.25 ns
ï· No wait states for reading at full CPU speed
ï· 128 to 512 Kbyte capacities
ï· Programmable at 1.8 V
ï· For instructions and operands
â On-chip data flash memory
ï· 8 Kbytes
1,000,000 Erase/Write cycles (typ.)
ï· BGO (Background Operation)
â On-chip SRAM, no wait states
ï· 32 and 64 Kbyte capacities
â Data transfer controller (DTC)
ï· Four transfer modes
ï· Transfer can be set for each interrupt source.
â Event link controller (ELC)
ï· Module operation can be initiated by event signals without going
through interrupts.
ï· Link operation between modules is possible while the CPU is
sleeping.
â Reset and power supply voltage management
ï· Six types including Power-On Reset (POR)
ï· Low voltage detection (LVD) with voltage settings
â Clock functions
ï· External clock input frequency: Up to 20 MHz
ï· Main clock oscillator frequency: 1 to 20 MHz
ï· Sub-clock oscillator frequency: 32.768 kHz
ï· PLL circuit input: 4 to 8 MHz
ï· Low-speed on-chip oscillator: 4 MHz
ï· High-speed on-chip oscillator: 32 MHz ±1% (ï20 to 85°C)
ï· IWDT-dedicated on-chip oscillator: 15 kHz
ï· USB-dedicated PLL circuit: 6 and 8 MHz
ï· Generate a dedicated 32.768-kHz clock for the RTC
ï· On-chip clock frequency accuracy measurement circuit (CAC)
â Realtime clock (RTC)
ï· 30-second, leap year, and error adjustment functions
ï· Calendar count mode or binary count mode selectable
ï· Capable of initiating exit from software standby mode
â Independent watchdog timer (IWDT)
ï· 15-kHz on-chip oscillator produces a dedicated clock signal to
drive IWDT operation.
â On-chip functions for IEC 60730 compliance
ï· Clock frequency accuracy measurement circuit, IWDT, functions
to assist in RAM testing, etc.
R01DS0216EJ0102 Rev.1.02
Dec 01, 2014
PLQP0100KB-A 14 Ã 14 mm, 0.5 mm pitch
PLQP0064KB-A 10 Ã 10 mm, 0.5 mm pitch
PTLG0100JA-A 7 Ã 7 mm, 0.65 mm pitch
â Up to 12 channels for communication
ï· USB: USB 2.0 host/function/On-The-Go (OTG) (one channel),
full-speed = 12 Mbps, low-speed = 1.5 Mbps, isochronous
transfer, and BC (Battery Charger) supported
ï· SCI: Asynchronous mode, clock synchronous mode, smart card
interface (up to eight channels)
ï· IrDA interface (one channel, in cooperation with SCI5)
ï· I2C bus interface: Transfer at up to 400 kbps, capable of SMBus
operation (one channel)
ï· RSPI: Up to 16 Mbps (one channel)
ï· Serial sound interface (SSI) (one channel)
â Up to 14 extended-function timers
ï· 16-bit MTU: Input capture/output compare, complementary
PWM output, phase counting mode
(six channels)
ï· 8-bit TMR (four channels)
ï· 16-bit CMT (four channels)
â LCD controller/driver
ï· Segment signal output à common signal output:
40 Ã 4, 36 Ã 8
ï· On-chip voltage boost circuit, contrast adjustment, and 5-V panel
supported
ï· Blinking function
â 12-bit A/D converter
ï· Up to 17 channels
ï· 1.0 μs minimum conversion speed
ï· Double trigger (data duplication) function for motor control
â 12-bit D/A converter
ï· Two channels
â Comparator B
ï· Two channels
â Capacitive touch sensing unit (CTSU)
ï· Detection pins: 12 channels (for 100 pins only)
ï· High-sensitive electrostatic capacitance detection using
self-capacitance and mutual capacitance methods
ï· On-chip noise canceller that enables high tolerance to disturbance
noise
ï· Also supports a mutual capacitance method that allows touch
channels to be increased with low pin counts
â Temperature sensor
â General I/O ports
ï· 5-V tolerant, open drain, input pull-up
â Multi-function pin controller (MPC)
ï· Multiple I/O pins can be selected for peripheral functions.
â Unique ID
ï· 32-byte ID code for the MCU
â Operating temperature range
ï· ï40 to ï«85ï°C
ï· ï40 to ï«105°C
Page 1 of 121
|
▷ |