|
MC9S08GB60 Datasheet, PDF (57/290 Pages) Motorola, Inc – Microcontrollers | |||
|
◁ |
FLASH Registers and Control Bits
Bit 7
6
5
4
3
2
1
Bit 0
Read: FPOPEN FPDIS FPS2 FPS1 FPS0
0
0
0
Write: 1
(1)
(1)
(1)
(1)
Reset:
This register is loaded from nonvolatile location NVPROT during reset.
= Unimplemented or Reserved
1 Background commands can be used to change the contents of these bits in FPROT.
Figure 4-7. FLASH Protection Register (FPROT)
FPOPEN â Open Unprotected FLASH for Program/Erase
1 = Any FLASH location, not otherwise block protected or secured, may be erased or programmed.
0 = Entire FLASH memory is block protected (no program or erase allowed).
FPDIS â FLASH Protection Disable
1 = No FLASH block is protected.
0 = FLASH block specified by FPS2:FPS0 is block protected (program and erase not allowed).
FPS2:FPS1:FPS0 â FLASH Protect Size Selects
When FPDIS = 0, this 3-bit field determines the size of a protected block of FLASH locations at the
high address end of the FLASH (see Table 4-8). Protected FLASH locations cannot be erased or
programmed.
Table 4-8. High Address Protected Block
FPS2:FPS1:FPS0
Protected Address Range
Protected Block Size
Redirected Vectors1
0:0:0
$FE00â$FFFF
0:0:1
0:1:0
0:1:1
1:0:0
$FC00â$FFFF
$F800â$FFFF
$F000â$FFFF
$E000â$FFFF
1:0:1
$C000â$FFFF
1:1:0
$8000â$FFFF
1:1:1
$8000â$FFFF
1 No redirection if FPOPEN = 0, or FNORED = 1.
2 Reset vector is not redirected.
3 32K and 60K devices only.
4 60K devices only.
512 bytes
1024 bytes
2048 bytes
4096 bytes
8192 bytes
16384 bytes
32768 bytes
32768 bytes
$FDC0â$FDFD2
$FBC0â$FBFD
$F7C0â$F7FD
$EFC0â$EFFD
$DFC0â$DFFD
$BFC0â$BFFD3
$7FC0â$7FFD4
$7FC0â$7FFD4
MC9S08GB/GT Data Sheet, Rev. 2.3
Freescale Semiconductor
57
|
▷ |