English
Language : 

MC68HC05E0 Datasheet, PDF (49/96 Pages) Motorola, Inc – High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
Table 5-1 Vector Addresses for Interrupts and Reset
Register
Flag name
Interrupt source
CPU interrupt
Vector address
N/A
N/A
Reset
RESETS
$FFFE – $FFFF
CCR
I-bit
Software
SWI
$FFFC – $FFFD
Interrupt control
INTFX
External (INTX)
RTI control
RTIF
Real time interrupt
IRQB
$FFFA – $FFFB
Interrupt control
WAKF
Wakje-up
Interrupt control
INTFA
Timer A
INT2
$FFF8 – $FFF9
Interrupt control
SI S
INTFB
IRQ/ACK
Timer B
SPI/I2C
INT1
$FFF6 – $FFF7
INT0
$FFF4 – $FFF5
5
address lines:
A13
– PD5
A14
– PD6
A15
– PD7
control signals:
P02
– PD0
R/W
– PD1
LIR
– PD4
chip select signals: CS2
CS3
– PD2
– PD3
The MC68HC05E0 directly provides gated chip-select and read/write signals. A complete system
comprising MPU, program EPROM and RAM (optional) can thus be built without any additional
circuitry. An example of this basic system is shown in Figure 5-2. The R/W signal and the
chip-select signal for additional RAM (and additional I/O) is optionally available using Port D pins.
CSROM is intended to select the program ROM/EPROM and is valid in the address range $3000
to $FFFF. CS2 and CS3 select address ranges $0020 to $1FFF and $2000 to $2FFF respectively.
Larger, more versatile systems with more external memory and/or peripherals can be designed
with the inclusion of additional chip select logic. An example of an expanded system using an
MC74HC138 is shown in Figure 5-3. The gating of the chip selects with P02 (using the CS1 pin
on the MC74HC138) means that the output enable pins of the EPROM(s) and RAM(s) can be
grounded. If the memory’s chip select is not qualified by the clock, then its output enable pin should
be driven by P02 in order to avoid bus contention during the low period of P02. This type of
expanded system would be useful, for example, in a development environment where several
EPROM and/or RAM chips are required. Care should be taken to ensure that the loading
specification of the buses is not exceeded.
MC68HC05E0
MEMORY AND ADDRESSING
MOTOROLA
5-3