MC68HC05E0 Datasheet, PDF (11/96 Pages) Motorola, Inc – High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit

LIST OF FIGURES
Figure
Number
TITLE
Page
Number
1-1
2-1
3-1
3-2
4-1
4-2
4-3
4-4
5-1
5-2
5-3
6-1
6-2
6-3
6-4
6-5
7-1
7-2
7-3
7-4
8-1
8-2
8-3
8-4
9-1
9-2
9-3
9-4
9-5
10-1
Functional Block Diagram.......................................................................................1-2
Oscillator Connections............................................................................................2-3
Programming model ...............................................................................................3-1
Stacking order ........................................................................................................3-2
Power-on Reset and RESET ..................................................................................4-1
Internal Processor Interrupt Signal IRQB ...............................................................4-3
Hardware Interrupt Flow Chart ...............................................................................4-5
STOP/WAIT Flow Chart..........................................................................................4-6
Minimum System with External Memory ................................................................5-4
More Complex Expanded System ..........................................................................5-4
Memory map of the MC68HC05E0 ........................................................................5-6
Bidirectional I/O Port Structure ...............................................................................6-2
Port C Wake-up Function........................................................................................6-4
Port D Structure......................................................................................................6-6
Port E Structure ......................................................................................................6-7
Port Logic Levels ...................................................................................................6-8
Sub-system Clock Generation ................................................................................7-1
Timer A Structure ...................................................................................................7-2
Timer B Structure ...................................................................................................7-3
Real Time Interrupt Timer Structure .......................................................................7-5
Serial Port Baud Rate Generation ..........................................................................8-2
SPI Data/Clock Relationship ..................................................................................8-3
I2C-bus Data/Clock Relationship............................................................................8-7
Serial Interface Transmission Error Detection ........................................................8-10
Equivalent Test Load ..............................................................................................9-2
Stop Recovery Timing Diagram..............................................................................9-5
Expanded Bus Timing Diagram ..............................................................................9-6
SPI Timing Diagram................................................................................................9-7
I2C-bus Timing Diagram ........................................................................................9-7
Pinout for 68-pin PLCC (Plastic Leadless Chip Carrier).......................................10-1
MC68HC05E0
MOTOROLA
v