English
Language : 

MT40A256M16GE-075EAUT Datasheet, PDF (271/359 Pages) Micron Technology – Automotive DDR4 SDRAM
4Gb: x8, x16 Automotive DDR4 SDRAM
Electrical Characteristics – AC and DC Single-Ended Input
Measurement Levels
Table 96: CT Type-C Input Levels (CMOS) (Continued)
Parameter
CTipC AC input low voltage
CTipC falling time
CTipC rising time
Symbol
VIL(AC)_CTipC
tF_CTipC
tR_CTipC
Min
VSS1
–
–
Max
0.2 × VDD
10
10
Notes: 1. Refer to Overshoot and Undershoot Specifications.
2. CT Type-C inputs: Alert_n.
Figure 212: CT Type-C Input Slew Rate Definition
VIH(AC)_TENmin
VIH(DC)_TENmin
Unit
V
ns
ns
Note
2
2
2
VIL(DC)_TENmin
VIL(AC)_TENmin
tF_TEN
tR_TEN
Table 97: CT Type-D Input Levels
Parameter
CTipD AC input high voltage
CTipD DC input high voltage
CTipD DC input low voltage
CTipD AC input low voltage
Rising time
RESET pulse width - after power-up
RESET pulse width - during power-up
Symbol
VIH(AC)_CTipD
VIH(DC)_CTipD
VIL(DC)_CTipD
VIL(AC)_CTipD
tR_RESET
tPW_RESET_S
tPW_RESET_L
Min
0.8 × VDD
0.7 × VDD
VSS
VSS
–
1
200
Max
VDD
VDD
0.3 × VDD
0.2 × VDD
1
–
–
Unit
V
V
V
V
μs
μs
μs
Note
4
2
1
5
3
Notes:
1. After RESET_n is registered LOW, the RESET_n level must be maintained below VIL(DC)_RE-
SET during tPW_RESET, otherwise, the DRAM may not be reset.
2. After RESET_n is registered HIGH, the RESET_n level must be maintained above
VIH(DC)_RESET, otherwise, operation will be uncertain until it is reset by asserting RESET_n
signal LOW.
3. Slope reversal (ring-back) during this level transition from LOW to HIGH should be miti-
gated as much as possible.
4. Overshoot should not exceed the VIN values in the Absolute Maximum Ratings table.
5. Undershoot should not exceed the VIN values in the Absolute Maximum Ratings table.
6. CT Type-D inputs: RESET_n; same requirements as in normal mode.
CCMTD-1725822587-10418
4gb_auto_ddr4_sdram_z90b.pdf - Rev. D 01/17 EN
271
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2016 Micron Technology, Inc. All rights reserved.