English
Language : 

PIC18F2455_07 Datasheet, PDF (56/430 Pages) Microchip Technology – 28/40/44-Pin, High Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology
PIC18F2455/2550/4455/4550
TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
Register
Applicable Devices
Power-on Reset,
Brown-out Reset
MCLR Resets,
WDT Reset,
RESET Instruction,
Stack Resets
Wake-up via WDT
or Interrupt
IPR2
PIR2
2455 2550 4455 4550
2455 2550 4455 4550
1111 1111
0000 0000
1111 1111
0000 0000
uuuu uuuu
uuuu uuuu(2)
PIE2
2455 2550 4455 4550
0000 0000
0000 0000
uuuu uuuu
IPR1
2455 2550 4455 4550
1111 1111
1111 1111
uuuu uuuu
PIR1
2455 2550 4455 4550
2455 2550 4455 4550
-111 1111
0000 0000
-111 1111
0000 0000
-uuu uuuu
uuuu uuuu(2)
2455 2550 4455 4550
-000 0000
-000 0000
-uuu uuuu
PIE1
2455 2550 4455 4550
0000 0000
0000 0000
uuuu uuuu
2455 2550 4455 4550
-000 0000
-000 0000
-uuu uuuu
OSCTUNE 2455 2550 4455 4550
0--0 0000
0--0 0000
u--u uuuu
TRISE
2455 2550 4455 4550
---- -111
---- -111
---- -uuu
TRISD
2455 2550 4455 4550
1111 1111
1111 1111
uuuu uuuu
TRISC
2455 2550 4455 4550
11-- -111
11-- -111
uu-- -uuu
TRISB
TRISA(5)
2455 2550 4455 4550
2455 2550 4455 4550
1111 1111
-111 1111(5)
1111 1111
-111 1111(5)
uuuu uuuu
-uuu uuuu(5)
LATE
2455 2550 4455 4550
---- -xxx
---- -uuu
---- -uuu
LATD
2455 2550 4455 4550
xxxx xxxx
uuuu uuuu
uuuu uuuu
LATC
2455 2550 4455 4550
xx-- -xxx
uu-- -uuu
uu-- -uuu
LATB
LATA(5)
2455 2550 4455 4550
2455 2550 4455 4550
xxxx xxxx
-xxx xxxx(5)
uuuu uuuu
-uuu uuuu(5)
uuuu uuuu
-uuu uuuu(5)
PORTE
2455 2550 4455 4550
0--- x000
0--- x000
u--- uuuu
PORTD
2455 2550 4455 4550
xxxx xxxx
uuuu uuuu
uuuu uuuu
PORTC
2455 2550 4455 4550
xxxx -xxx
uuuu -uuu
uuuu -uuu
PORTB
PORTA(5)
2455 2550 4455 4550
2455 2550 4455 4550
xxxx xxxx
-x0x 0000(5)
uuuu uuuu
-u0u 0000(5)
uuuu uuuu
-uuu uuuu(5)
Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.
Shaded cells indicate conditions do not apply for the designated device.
Note 1: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are
updated with the current value of the PC. The STKPTR is modified to point to the next location in the
hardware stack.
2: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt
vector (0008h or 0018h).
4: See Table 4-3 for Reset value for specific condition.
5: PORTA<6>, LATA<6> and TRISA<6> are enabled depending on the oscillator mode selected. When not
enabled as PORTA pins, they are disabled and read ‘0’.
DS39632D-page 54
Preliminary
© 2007 Microchip Technology Inc.