English
Language : 

PIC18LF2X_13 Datasheet, PDF (189/560 Pages) Microchip Technology – PIC18(L)F2X/45K50 USB Flash MCU Product Brief
PIC18(L)F2X/4XK22
TABLE 14-10: REGISTERS ASSOCIATED WITH STANDARD PWM
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Register
on Page
CCP1CON
P1M<1:0>
DC1B<1:0>
CCP1M<3:0>
205
CCP2CON
P2M<1:0>
DC2B<1:0>
CCP2M<3:0>
205
CCP3CON
P3M<1:0>
DC3B<1:0>
CCP3M<3:0>
205
CCP4CON
—
—
DC4B<1:0>
CCP4M<3:0>
205
CCP5CON
—
—
DC5B<1:0>
CCP5M<3:0>
205
CCPTMRS0
C3TSEL<1:0>
—
C2TSEL<1:0>
—
C1TSEL<1:0>
208
CCPTMRS1
—
—
—
—
C5TSEL<1:0>
C4TSEL<1:0>
208
INTCON
GIE/GIEH PEIE/GIEL TMR0IE
INT0IE
RBIE
TMR0IF
INT0IF
RBIF
116
IPR1
—
ADIP
RC1IP
TX1IP
SSP1IP
CCP1IP TMR2IP TMR1IP 128
IPR2
OSCFIP
C1IP
C2IP
EEIP
BCL1IP
HLVDIP
TMR3IP CCP2IP
129
IPR4
—
—
—
—
—
CCP5IP
CCP4IP CCP3IP
131
PIE1
—
ADIE
RC1IE
TX1IE
SSP1IE
CCP1IE TMR2IE TMR1IE 124
PIE2
OSCFIE
C1IE
C2IE
EEIE
BCL1IE
HLVDIE
TMR3IE CCP2IE
125
PIE4
—
—
—
—
—
CCP5IE
CCP4IE CCP3IE
127
PIR1
—
ADIF
RC1IF
TX1IF
SSP1IF
CCP1IF
TMR2IF TMR1IF
119
PIR2
OSCFIF
C1IF
C2IF
EEIF
BCL1IF
HLVDIF
TMR3IF CCP2IF
120
PIR4
—
—
—
—
—
CCP5IF
CCP4IF CCP3IF
122
PMD0
UART2MD UART1MD TMR6MD TMR5MD
TMR4MD
TMR3MD TMR2MD TMR1MD 55
PMD1
MSSP2MD MSSP1MD
—
CCP5MD
CCP4MD
CCP3MD CCP2MD CCP1MD 56
PR2
Timer2 Period Register
—
PR4
Timer4 Period Register
—
PR6
Timer6 Period Register
—
T2CON
—
T2OUTPS<3:0>
TMR2ON
T2CKPS<1:0>
172
T4CON
—
T4OUTPS<3:0>
TMR4ON
T4CKPS<1:0>
172
T6CON
—
T6OUTPS<3:0>
TMR6ON
T6CKPS<1:0>
172
TMR2
Timer2 Register
—
TMR4
Timer4 Register
—
TMR6
Timer6 Register
—
TRISB
TRISB7
TRISB6
TRISB5
TRISB4
TRISB3
TRISB2
TRISB1 TRISB0
156
TRISC
TRISD(1)
TRISE
TRISC7
TRISD7
WPUE3
TRISC6
TRISD6
—
TRISC5
TRISD5
—
TRISC4
TRISD4
—
TRISC3
TRISD3
—
TRISC2
TRISC1 TRISC0
156
TRISD2
TRISD1 TRISD0
156
TRISE2(1) TRISE1(1) TRISE0(1) 156
Legend: — = Unimplemented location, read as ‘0’. Shaded bits are not used by Standard PWM mode.
Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.
TABLE 14-11: CONFIGURATION REGISTERS ASSOCIATED WITH STANDARD PWM
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
CONFIG3H MCLRE
—
P2BMX T3CMX HFOFST CCP3MX PBADEN
Legend: — = Unimplemented location, read as ‘0’. Shaded bits are not used by Standard PWM mode.
CCP2MX
Register
on Page
360
 2010-2012 Microchip Technology Inc.
DS41412F-page 189