English
Language : 

PIC18LF2X_13 Datasheet, PDF (143/560 Pages) Microchip Technology – PIC18(L)F2X/45K50 USB Flash MCU Product Brief
PIC18(L)F2X/4XK22
TABLE 10-5: PORTB I/O SUMMARY (CONTINUED)
Pin
Function
TRIS ANSEL
Setting Setting
Pin
Type
Buffer
Type
Description
RB6/KBI2/PGC
RB6
0
—
O
DIG LATB<6> data output; not affected by analog input.
1
—
I
TTL PORTB<6> data input; disabled when analog input
enabled.
IOC2
1
—
I
TTL Interrupt-on-change pin.
TX2(3)
1
—
O
DIG EUSART asynchronous transmit data output.
CK2(3)
1
—
O
DIG EUSART synchronous serial clock output.
1
—
I
ST EUSART synchronous serial clock input.
PGC
x
—
I
ST In-Circuit Debugger and ICSPTM programming clock input.
RB7/KBI3/PGD
RB7
0
—
O
DIG LATB<7> data output; not affected by analog input.
1
—
I
TTL PORTB<7> data input; disabled when analog input
enabled.
IOC3
1
—
I
TTL Interrupt-on-change pin.
RX2(2), (3)
1
—
I
ST EUSART asynchronous receive data input.
DT2(2), (3)
1
—
O
DIG EUSART synchronous serial data output.
1
—
I
ST EUSART synchronous serial data input.
PGD
x
—
O
DIG In-Circuit Debugger and ICSPTM programming data output.
x
—
I
ST In-Circuit Debugger and ICSPTM programming data input.
Legend:
Note 1:
2:
3:
AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS =
CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I2CTM = Schmitt Trigger input with I2C.
Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and
CCP2MX are set.
Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and
CCP2MX are clear.
Function on PORTD and PORTE for PIC18(L)F4XK22 devices.
TABLE 10-6: REGISTERS ASSOCIATED WITH PORTB
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Register
on Page
ANSELB
—
—
ANSB5
ANSB4
ANSB3
ANSB2 ANSB1 ANSB0
155
ECCP2AS CCP2ASE
CCP2AS<2:0>
PSS2AC<1:0>
PSS2BD<1:0>
209
CCP2CON
P2M<1:0>
DC2B<1:0>
CCP2M<3:0>
205
ECCP3AS CCP3ASE
CCP3AS<2:0>
PSS3AC<1:0>
PSS3BD<1:0>
209
CCP3CON
P3M<1:0>
DC3B<1:0>
CCP3M<3:0>
205
INTCON
GIE/GIEH PEIE/GIEL TMR0IE INT0IE
RBIE
TMR0IF INT0IF RBIF
116
INTCON2
RBPU INTEDG0 INTEDG1 INTEDG2
—
TMR0IP
—
RBIP
117
INTCON3
INT2IP INT1IP
—
INT2IE
INT1IE
—
INT2IF INT1IF
118
IOCB
IOCB7
IOCB6
IOCB5
IOCB4
—
—
—
—
158
LATB
LATB7
LATB6
LATB5
LATB4
LATB3
LATB2 LATB1 LATB0
157
PORTB
RB7
RB6
SLRCON
—
—
RB5
—
RB4
SLRE(1)
RB3
SLRD(1)
RB2
RB1
RB0
153
SLRC
SLRB
SLRA
158
T1GCON
TMR1GE T1GPOL T1GTM T1GSPM T1GGO/DONE T1GVAL
T1GSS<1:0>
173
T3CON
TMR3CS<1:0>
T3CKPS<1:0>
T3SOSCEN T3SYNC T3RD16 TMR3ON 172
T5GCON
TMR5GE T5GPOL T5GTM T5GSPM T5GGO/DONE T5GVAL
T5GSS<1:0>
173
TRISB
TRISB7 TRISB6 TRISB5 TRISB4
TRISB3
TRISB2 TRISB1 TRISB0 156
WPUB
WPUB7 WPUB6 WPUB5 WPUB4
WPUB3
WPUB2 WPUB1 WPUB0 157
Legend: — = unimplemented locations, read as ‘0’. Shaded bits are not used for PORTB.
Note 1: Available on PIC18(L)F4XK22 devices.
 2010-2012 Microchip Technology Inc.
DS41412F-page 143