English
Language : 

STAC9758 Datasheet, PDF (102/119 Pages) Integrated Device Technology – HIGH-PERFORMANCE 6-CHANNEL AC’97 2.3 CODEC WITH UNIVERSAL JACKS
STAC9758/9759
HIGH-PERFORMANCE 6-CHANNEL AC’97 2.3 CODEC WITH UNIVERSAL JACKS™
PC AUDIO
8.6.19. EAPD Access Register (74h)
Default: 0800h
D15
EAPD
D7
D14
D13
D12
RESERVED
D6
D5
D4
RESERVED
D11
EAPD_OEN
D3
D10
D2
INTDIS
D9
RESERVED
D1
GPIOACC
D8
D0
GPIOSLT12
Bit(s) Reset Value R/W Name
Description
EAPD Data
15
0
RW EAPD EAPD data output on EAPD when bit D11 = 1
EAPD data input from pin when bit D11 = 0
14:12
0
RO RESERVED Bit not used, should read back 0
EAPD Pin Ouput Enable
11
1
RW EAPD_OEN 0 = EAPD configured as input pin
1 = EAPD configured as output pin
10:3
0
RO RESERVED Bit not used, should read back 0
Interrupt disable option.
Interrupts cleared by writing a 1 to I4 (Reg24h:D15)
2
0
RW INTDIS 0 = will clear both SENSE and GPIO interrupts
1 = will only clear SENSE interrupts. GPIO interrupts will have to be
cleared in Reg54h.
GPIO ACCESS - GPIOs configured as input pass their state to AC link in 1
of two ways:
1
0
RW
GPIOACC
0 = GPIO pin connects directly to AC Link
1 = AC Link value reflects Register 54h (sticky, invert, etc applied)
This can only be used if a modem CODEC is not present in the system and
using slot 12.
For inputs:
0 = Input state only read from register 54h. AC Link slot 12 returns 0.
1 = input state reflected on AC_Link slot 12.
For outputs:
0
0
RW GPIOSLT12 0 = GPIO[3:0] pad state is controlled via Reg54h.
1 = GPIO[3:0] pad state is controlled by AC Link slot 12. Register 54h is
not updated.
This can only be used if a modem CODEC is not present in the system and
using slot 12.
IDT™
102
HIGH-PERFORMANCE 6-CHANNEL AC’97 2.3 CODEC WITH UNIVERSAL JACKS™
STAC9758/9759
V 1.2 1206