English
Language : 

IC-PVL Datasheet, PDF (3/33 Pages) IC-Haus GmbH – LINEAR/OFF-AXIS BATTERY-BUFFERED HALL MULTITURN ENCODER
iC-PVL LINEAR/OFF-AXIS
preliminary
BATTERY-BUFFERED HALL MULTITURN ENCODER
CONTENTS
Rev B3, Page 3/33
PACKAGING INFORMATION
4 I2C SLAVE MODE
23
PIN CONFIGURATION
QFN16 4 mm x 4 mm (top view) . . . . . 4 ERROR MONITOR, STATUS AND COMMAND
PACKAGE DIMENSIONS QFN16 4x4 . . . . 5
REGISTER
23
ABSOLUTE MAXIMUM RATINGS
STUP_ERR: Startup Error . . . . . . . . . . . 23
6
CFG_ERR: Internal Configuration Error . . . 23
THERMAL DATA
6
CTR_ERR: Internal Counter Error . . . . . . 23
POS_ERR: Position Error . . . . . . . . . . . 23
ELECTRICAL CHARACTERISTICS
7
BAT_ERR: Battery Error . . . . . . . . . . . . 23
OPERATING REQUIREMENTS
9
Serial and Parallel Interface . . . . . . . . . . 9
BAT_WRN: Battery Early Warning . . . . . . 23
PDR: Power Down Reset Detected . . . . . . 23
PRESET: Pin Preset Detected . . . . . . . . 24
CONFIGURATION PARAMETERS
10
Error Output NERR . . . . . . . . . . . . . . 24
REGISTER MAP (EEPROM)
Error Output During Startup . . . . . . . . . . 24
10
Warning Output NWRN . . . . . . . . . . . . 24
REGISTER MAP (iC-PVL during I2C slave
mode, ID = 0b1100 001)
Status Byte . . . . . . . . . . . . . . . . . . . 24
11
Command Register . . . . . . . . . . . . . . 24
REGISTER MAP (iC-PVL during I2C slave
SUPPLY SWITCH AND BATTERY
mode, ID = 0b1100 000)
11
MONITORING
25
OPERATING MODE SELECTION
STARTUP BEHAVIOR
MAGNETIC SCALE SELECTION
12 CURRENT CONSUMPTION IN BATTERY
MODE
26
14
Serial Interface Mode (SEL = LOW) . . . . . 26
16
Parallel Encoder Mode (SEL = HIGH) . . . . 26
COMPENSATION OF ASSEMBLY: Data Offset
OSCILLATOR FREQUENCY CALIBRATION
27
and Counting Direction
18
SERIAL INTERFACE MODE (SEL = LOW)
APPLICATION EXAMPLES: Singleturn iCs
19
with multiturn interface (SSI Mode)
28
OUTPUTS N0, P2, N2
MULTITURN COUNTER
PARALLEL ENCODER MODE (SEL = HIGH)
I2C MULTIMASTER INTERFACE AND CRC
PROTECTION
20
APPLICATION EXAMPLE: iC-PVL as battery
21
powered revolution counter or metering
device
29
21
DESIGN REVIEW: Notes On Chip Functions 30
22 REVISION HISTORY
31