English
Language : 

HMT351U6AFR8C-G7 Datasheet, PDF (16/47 Pages) Hynix Semiconductor – 240pin DDR3 SDRAM Unbuffered DIMMs
HMT351U6AFR8C
HMT351U7AFR8C
5. ABSOLUTE MAXIMUM RATINGS
5.1 Absolute Maximum DC Ratings
Symbol
Parameter
Rating
Units Notes
VDD
Voltage on VDD pin relative to Vss
- 0.4 V ~ 1.975 V
V
,3
VDDQ
Voltage on VDDQ pin relative to Vss
- 0.4 V ~ 1.975 V
V
,3
VIN, VOUT Voltage on any pin relative to Vss
- 0.4 V ~ 1.975 V
V
TSTG
Storage Temperature
-55 to +100 

,2
1. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement
conditions, please refer to JESD51-2 standard.
3. VDD and VDDQ must be within 300mV of each other at all times;and VREF must be not greater than
0.6XVDDQ,When VDD and VDDQ are less than 500mV; VREF may be equal to or less than 300mV.
5.2 DRAM Component Operating Temperature Range
Symbol
Parameter
Rating
Units Notes
TOPER
Normal Temperature Range
Extended Temperature Range
0 to 85
85 to 95

,2

1,3
1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM.
For measurement conditions, please refer to the JEDEC document JESD51-2.
2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported.
During operation, the DRAM case temperature must be maintained between 0 - 85oC under all operating
conditions
3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°… and
95°… case temperature.
Full specifications are guaranteed in this range, but the following additional conditions apply:
a) Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µs.
(This double refresh requirement may not apply for some devices.) It is also possible to specify a component
with 1X refresh (tREFI to 7.8µs) in the Extended Temperature Range. Please refer to supplier data sheet and/
or the DIMM SPD for option avail ability.
b) If Self-Refresh operation is required in the Extended Temperature Range, than it is mandatory to either use the
Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0band MR2 A7 = 1b) or
enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b).
Rev. 0.02 / Apr 2009
16