HD66108 Datasheet, PDF (49/60 Pages) Hitachi Semiconductor – (RAM-Provided 165-Channel LCD Driver for Liquid Crystal Dot Matrix Graphics)

HD66108
Reset Function
The #$% pin starts the HD66108T after power-on. A #$% signal must be input via this pin for at
least 20 µs to prevent system failure due to excessive current created after power-on. Figure 34 shows the
reset definition.
(1) The Status of Pins during Reset
Table 7 shows the reset status of output pins. The pins return to normal operation after reset.
Table 7 The Status of Pins during Reset
Pin
OSC2
CO
CL1
FLM
M
Xn
Xn’
Status
Outputs clock pulses or oscillates
Outputs clock pulses
Low (master chip) or high-impedance (slave chip)
Low (master chip) or high-impedance (slave chip)
Low (master chip) or high-impedance (slave chip)
V4 (column output pins)
V5 (row output pins)
RESET
At reset
0.15 × V_CC
During reset
(reset status)
0.15 × V_CC
After reset
Figure 34 Reset Definition
1002