MC68HC11EA9 Datasheet, PDF (38/58 Pages) Motorola, Inc – 8 BIT HCMOS SINGLE CHIP MICROCONTOROLLER WITH A/D CONVERTER

Freescale Semiconductor, Inc.
TMSK1 — Timer Interrupt Mask 1
BIT 7
6
5
4
3
2
OC1I
OC2I
OC3I
OC4I
I4/O5I
IC1I
RESET:
0
0
0
0
0
0
1
BIT 0
IC2I
IC3I
0
0
$1022
OC1I–OC4I — Output Compare (OCx) Interrupt Enable
If the OCxI enable bit is set when a match occurs, an interrupt is generated.
0 = Interrupts from OCx channel disabled
1 = Successful compares on OCx channel generate interrupts
I4/O5I — Input Capture 4/Output Compare 5 Interrupt Enable
When I4/O5 in PACTL is one, I4/O5I is the input capture 4 interrupt enable bit and edges on the I4/O5
pin generate interrupts. When I4/O5 in PACTL is zero, I4/O5I is the output compare 5 interrupt enable
bit and successful matches generate interrupts.
0 = Interrupts from IC4/OC5 channel disabled
1 = Interrupts from IC4/OC5 channel enabled
IC1I–IC3I — Input Capture (ICx) Interrupt Enable
If the ICxI enable bit is set when an edge is detected on the ICx pin, an interrupt is generated.
0 = Interrupts from ICx channel disabled
1 = Edges detected on ICx pin generate interrupts
NOTE
Bits in TMSK1 correspond bit for bit with flag bits in TFLG1. Ones in TMSK1 enable
the corresponding interrupt sources.
TFLG1 — Timer Interrupt Flag 1
RESET:
BIT 7
OC1F
0
6
OC2F
0
5
OC3F
0
4
OC4F
0
3
I4/O5F
0
Clear a flag by writing a one to the appropriate bit.
2
IC1F
0
1
IC2F
0
BIT 0
IC3F
0
$1023
OC1F–OC4F — Output Compare (OCx) Interrupt Flag
If the OCxI enable bit is set when a match occurs, the corresponding flag bit is set and an interrupt is
generated.
0 = No match has occurred
1 = A successful compare has occurred on OCx channel
I4/O5I — Input Capture 4/Output Compare 5 Interrupt Enable
When I4/O5 in PACTL is one, I4/O5I is the input capture 4 interrupt enable bit and edges (rising or fall-
ing, depending on configuration) on the I4/O5 pin cause this flag to be set and an interrupt is generated.
When I4/O5 in PACTL is zero, I4/O5I is the output compare 5 interrupt enable bit and successful match-
es cause this flag to be set and an interrupt generated.
0 = Interrupts from IC4/OC5 channel disabled
1 = Interrupts from IC4/OC5 channel enabled
IC1I–IC3I — Input Capture (ICx) Interrupt Enable
If the ICxI enable bit is set when an edge (rising or falling, depending on configuration) is detected on
the ICx pin, an interrupt is generated.
0 = Interrupts from ICx channel disabled
1 = Edges detected on ICx pin generate interrupts
MC68HC11EA9
38
For More Information On This Product,
MC68HC11EA9TS/D
Go to: www.freescale.com