|
MC9S12P128_10 Datasheet, PDF (234/566 Pages) Freescale Semiconductor, Inc – S12 Microcontrollers | |||
|
◁ |
S12 Clock, Reset and Power Management Unit (S12CPMU)
7.3.2.21 S12CPMU Oscillator Register (CPMUOSC)
This registers conï¬gures the external oscillator (OSCLCP).
0x02FA
7
6
5
4
3
2
1
0
R
0
OSCE
OSCBW
W
OSCFILT[4:0]
Reset
0
0
0
0
0
0
0
0
Figure 7-28. S12CPMU Oscillator Register (CPMUOSC)
Read: Anytime
Write: If PROT=0 (CPMUPROT register) and PLLSEL=1 (CPMUCLKS register), then write anytime.
Else write has no effect.
NOTE.
Write to this register clears the LOCK and UPOSC status bits.
NOTE.
If the chosen VCOCLK-to-OSCCLK ratio divided by two is not an integer
number, then the ï¬lter can not be used and the OSCFILT[4:0] bits must be
set to 0.
Table 7-22. CPMUOSC Field Descriptions
Field
7
OSCE
Description
Oscillator Enable Bit â This bit enables the external oscillator (OSCLCP). The UPOSC status bit in the
CPMUFLG register indicates when the oscillation is stable and OSCCLK can be selected as Bus Clock or source
of the COP or RTI. A loss of oscillation will lead to a clock monitor reset.
0 External oscillator is disabled.
REFCLK for PLL is IRCCLK.
1 External oscillator is enabled.Clock monitor is enabled.
REFCLK for PLL is the external oscillator clock divided by REFDIV.
6
OSCBW
4-0
OSCFILT
Note: When starting up the external oscillator (either by programming OSCE bit to 1 or on exit from Full Stop
Mode with OSCE bit is already 1) the software must wait for a minimum time equivalent to the startup-time
of the external oscillator tUPOSC before entering Pseudo Stop Mode.
Oscillator Filter Bandwidth Bit â If the VCOCLK frequency exceeds 25 MHz wide bandwidth must be
selected.The Oscillator Filter is described in more detail at Section 7.4.5.2, âThe Adaptive Oscillator Filter.
0 Oscillator ï¬lter bandwidth is narrow (window for expected OSCCLK edge is one VCOCLK cycle).
1 Oscillator ï¬lter bandwidth is wide (window for expected OSCCLK edge is three VCOCLK cycles).
Oscillator Filter Bits â When using the oscillator a noise ï¬lter can be enabled, which ï¬lters noise from the
OSCCLK and detects if the OSCCLK is qualiï¬ed or not (quality status shown by bit UPOSC).
The fVCO -to- f OSC ratio divided by two must be an integer value. The OSCFILT[4:0] bits must be set to the
calculated integer value to enable the oscillator ï¬lter).
0x0000 Oscillator Filter disabled.
else Oscillator Filter enabled:
S12P-Family Reference Manual, Rev. 1.13
234
Freescale Semiconductor
|
▷ |