English
Language : 

K20P144M120SF3 Datasheet, PDF (13/80 Pages) Freescale Semiconductor, Inc – K20 Sub-Family Data Sheet
Symbol
VIH
Table 1. Voltage and current operating requirements (continued)
Description
Input high voltage (digital pins)
• 2.7 V ≤ VDD ≤ 3.6 V
• 1.7 V ≤ VDD ≤ 2.7 V
Min.
Max.
0.7 × VDD
—
0.75 × VDD
—
Unit
V
V
General
Notes
VIL
Input low voltage (digital pins)
• 2.7 V ≤ VDD ≤ 3.6 V
• 1.7 V ≤ VDD ≤ 2.7 V
—
0.35 × VDD
V
—
0.3 × VDD
V
VHYS
Input hysteresis (digital pins)
0.06 × VDD
—
V
IICDIO Digital pin negative DC injection current — single pin
1
• VIN < VSS-0.3V
-5
—
mA
IICAIO
Analog2, EXTAL0/XTAL0, and EXTAL1/XTAL1 pin DC
injection current — single pin
3
mA
• VIN < VSS-0.3V (Negative current injection)
-5
—
• VIN > VDD+0.3V (Positive current injection)
—
+5
IICcont
Contiguous pin DC injection current —regional limit,
includes sum of negative injection currents or sum of
positive injection currents of 16 contiguous pins
• Negative current injection
-25
—
mA
• Positive current injection
—
+25
VRAM
VDD voltage required to retain RAM
1.2
—
V
VRFVBAT VBAT voltage required to retain the VBAT register file VPOR_VBAT
—
V
1. All 5 V tolerant digital I/O pins are internally clamped to VSS through a ESD protection diode. There is no diode connection
to VDD. If VIN greater than VDIO_MIN (=VSS-0.3V) is observed, then there is no need to provide current limiting resistors at
the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current
limiting resistor is calculated as R=(VDIO_MIN-VIN)/|IIC|.
2. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
3. All analog pins are internally clamped to VSS and VDD through ESD protection diodes. If VIN is greater than VAIO_MIN
(=VSS-0.3V) and VIN is less than VAIO_MAX(=VDD+0.3V) is observed, then there is no need to provide current limiting
resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC
injection current limiting resistor is calculated as R=(VAIO_MIN-VIN)/|IIC|. The positive injection current limiting resistor is
calcualted as R=(VIN-VAIO_MAX)/|IIC|. Select the larger of these two calculated resistances.
5.2.2 LVD and POR operating requirements
Table 2. LVD and POR operating requirements
Symbol Description
VPOR Falling VDD POR detect voltage
Min.
0.8
Typ.
1.1
Max.
1.5
Table continues on the next page...
Unit
Notes
V
K20 Sub-Family Data Sheet Data Sheet, Rev. 3, 2/2012.
Freescale Semiconductor, Inc.
Preliminary
13