English
Language : 

AK4128A Datasheet, PDF (27/50 Pages) Asahi Kasei Microsystems – 8ch 216kHz / 24-Bit Asynchronous SRC
[AK4128A]
■ Audio Interface Format for Output PORT
The ODIF1-0 pins and OBIT1-0 pins select the audio interface format for the output port. The audio data is MSB first, 2’s
complement format. The SDTO1-4 is clocked out on the falling edge of OBICK. Select the audio interface format for
output port when the PDN pin = “L”. If the AK4128A is in slave mode at bypass mode, IBICK1 and OBICK must be
synchronized but the phase is not critical. ILRCK1 and OLRCK must be synchronized but the phase is not critical. The
audio interface format of SDTO1, SDTO2, SDTO3 and SDTO4 are controlled together by ODIF1-0 pins, OBIT1-0 pins
and TDM pin. Output ports become TDM mode when the TDM pin = “H”. In TDM mode, the SDTI1 pin outputs serial
data for 8channels and the SDTI2-4 pins output “L”.
Mode
0
1
2
3
4
5
6
7
TDM pin
L
L
L
L
H
H
H
H
ODIF1 pin ODIF0 pin
SDTO1-4 Format
L
L
LSB justified
L
H
Reserved
H
L
H
H
MSB justified
I2S Compatible
L
L
Reserved
L
H
Reserved
H
L
H
H
TDM256 mode 24bit MSB justified
TDM256 mode 24bit I2S Compatible
Table 6. Output PORT Audio Interface Format 1
Mode
TDM
pin
Master / Slave OBIT1 OBIT0
setting
pin
pin
SDTO
1-4
OLRC
K
OBICK
OBICK Frequency
MSB justified,
I2S
LSB
justified
0
L
L
16bit
≥ 32FSO
1
Slave
(CM2-0 = “HLL”
L
H
18bit
Input Input
≥ 36FSO
64FSO
2
or “HHL”)
H
L
20bit
≥ 40FSO
3
L
H
H
24bit
≥ 48FSO
4
L
L
16bit
5
Master
(Not CM2-0 =
L
H
18bit
Output Output
6
“HLL”/“HHL”)
H
L
20bit
64FSO
7
H
H
24bit
8
9
Slave
(CM2-0 = “HLL”
*
10
or “HHL”)
11
12
H
13
Master
(Not CM2-0 =
*
14
“HLL”/“HHL”)
15
TDM256
*
mode Input Input
24bit
TDM256
*
mode Output Output
24bit
256FSO
256FSO
Table 7. Output PORT Audio Interface Format 2
(* The data length for 1channel is 24bit fixed in TDM mode. The OBIT1-0 pin settings are ignored. Connect these pins to
VSS2-5.)
MS1242-E-00
- 27 -
2010/09