English
Language : 

AK4128A Datasheet, PDF (20/50 Pages) Asahi Kasei Microsystems – 8ch 216kHz / 24-Bit Asynchronous SRC
[AK4128A]
OPERATION OVERVIEW
■ Synchronous and Asynchronous Modes Setting
There are two modes of operation: asynchronous and synchronous modes. The AK4128A is set to Synchronous mode
when the INAS pin is “L” and it is set to Asynchronous mode when the INAS pin is “H”.
FSI pin Mode
Data
LRCK
BICK
SDTI1
L
Synchro SDTI2
nous
SDTI3
ILRCK1
(Note 21)
IBICK1
(Note 22)
SDTI4
SDTI1
ILRCK1
IBICK1
H
Asynchr SDTI2
onous SDTI3
ILRCK2
ILRCK3
IBICK 2
IBICK 3
SDTI4
ILRCK4
IBICK 4
Note 21. ILRCK2-4 pins must be connected to VSS2-5.
Note 22. IBICK2-4 pins must be connected to VSS2-5.
Table 1. Input Data Synchronous/Asynchronous Mode Setting
■ Audio Interface Format for Input PORT
The audio data format of input port is MSB first, 2’s complement format. The SDTI1, SDTI2, SDTI3 and SDTI4 are
latched on the rising edge of IBICK1, IBICK2, IBIXK3 and IBICK4 respectively.
In parallel control mode (SPB pin= “L”), IDIF2-0 pins control all audio interface formats of SRC1~4. IDIF2-0 pins must be
set during the PDN pin= “L”.
In serial control mode (SPB pin = “H”), setting of IDIF2-0 pins is ignored. IDIF[12:10] bits setting is reflected to SRC1,
IDIF[22:20] bits setting is reflected to SRC2, IDIF[32:30] bits setting is reflected to SRC3, and IDIF[42:40] bits setting is
reflected to SRC4.
IDIF[12:10] bits should be changed after all SDTO1 output codes become zero during soft mute by SMUTE1 bit = “1” or
the SMUTE pin = “H”. IDIF[22:20] bits should be changed after all SDTO2 output codes become zero during soft mute by
SMUTE2 bit = “1” or the SMUTE pin = “H”. IDIF[32:30] bits should be changed after all SDTO3 output codes become
zero during soft mute by SMUTE3 bit = “1” or the SMUTE pin = “H”. IDIF[42:40] bits should be changed after all SDTO4
output codes become zero during soft mute by SMUTE4 bit = “1” or the SMUTE pin = “H”.
TDM mode (Mode 5/6) can be set in Synchronous Inputs mode (INAS pin = “L”). Serial data for 8channels should be input
from the SDTI1 pin. In this mode, connect SDTI2-4 pins to VDD2-5 because there pins are ignored.
Asynchronous Inputs mode (INAS pin = “H”) does not support TDM mode. The AK4128A is not able to operate correctly
because of SDTI1-4 data inputs are incorrect. TDM mode is must be OFF, when using the AK4128A in asynchronous
inputs mode (INAS pin = “H”). The maximum input frequency of IBICK1-4 is 256FSI.
MS1242-E-00
- 20 -
2010/09