English
Language : 

DS707 Datasheet, PDF (15/20 Pages) Xilinx, Inc – Configurable as single or dual port PS2 controller
LogiCORE IP XPS PS2 Controller (v1.01b)
XPS PS2 Portx Interrupt Status and Interrupt Enable Registers
XPS PS2 Portx Interrupt Status Register (IPISR_x) and XPS PS2 Portx Interrupt Enable Register (IPIER_x),
respectively. See Figure 9, Table 12 and Table 13.
X-Ref Target - Figure 9
Unused
RXx_ERR WDTx_TOUT
TXx_ACKF
0
25 26 27 28 29 30 31
RXx_FULL
TXx_NOACK
RXx_OVF
DS707_09_041910
Figure 9: Interrupt Status and Interrupt Enable Register
Table 12: XPS PS2 Portx Interrupt Status Register (IPISR) Bit Definitions
Bit(s)
Name
Core Access
Reset
Value
Description
0 to 25
Unused
N/A
0
Unused
Portx RX Data Register Full
26
RXx_FULL
Read/TOW
’0’
This bit is set by the PS2 SIE, when it has received a data
packet
Portx RX Data Error
27
RXx_ERR
Read/TOW
’0’
This bit is set by the PS2 SIE, when it has received a bad
packet
Portx RX Data Register Overflow
28
RXx_OVF
Read/TOW
’0’
This bit is set by the PS2 SIE, when a data packet is
overwritten before the previous data was read
Portx TX Data Acknowledge Received
29
TXx_ACKF
Read/TOW
’0’
This bit is set by the PS2 SIE, when it has completed the
transmission of a packet and received an acknowledgement
from the PS2 device
Portx TX Data Acknowledge not Received
30
TXx_NOACK
Read/TOW
’0’
This bit is set by the PS2 SIE, when it has completed
transmission of a packet and has not received an
acknowledgement from the PS2 device
Portx WatchDog Timer Timeout
31
WDTx_TOUT
Read/TOW
’0’
This bit is set by the PS2 SIE, when it has not received the
clock from the PS2 device while transmission of a packet
Table 13: XPS PS2 Portx Interrupt Enable Register (IPIER) Bit Definitions
Bit(s)
Name
Core Access
Reset
Value
Description
0 to 25
Unused
N/A
0
Unused
Enable/Disable Portx RX Data Register Full Interrupt
26
RXx_FULL
Read/Write
’0’ ’1’ = Enabled
’0’ = Disabled (masked)
Enable/Disable Portx RX Data Error Interrupt
27
RXx_ERR
Read/Write
’0’ ’1’ = Enabled
’0’ = Disabled (masked)
DS707 April 19, 2010
www.xilinx.com
15
Product Specification