|
W632GG8KB Datasheet, PDF (106/159 Pages) Winbond – 32M X 8 BANKS X 8 BIT DDR3 SDRAM | |||
|
◁ |
W632GG8KB
Table 23 â Cross point voltage for differential input signals (CK, DQS)
PARAMETER
DDR3-1333, DDR3-1600 & DDR3-1866
SYMBOL
UNIT NOTES
MIN.
MAX.
Differential Input Cross Point Voltage
relative to VDD/2 for CK, CK#
VIX(CK)
- 150
- 175
150
mV
2
175
mV
1
Differential Input Cross Point Voltage
VIX(DQS)
relative to VDD/2 for DQS, DQS#
-150
150
mV
2
Note:
1. Extended range for VIX is only allowed for clock and if single-ended clock input signals CK and CK# are monotonic with
a single-ended swing VSEL/VSEH of at least VDD/2 ± 250 mV, and when the differential slew rate of CK - CK# is larger
than 3 V/nS. Refer to Table 22 for VSEL and VSEH standard values.
2. The relation between VIX Min/Max and VSEL/VSEH should satisfy following.
(VDD/2) + VIX (Min) - VSEL ⥠25mV
VSEH - ((VDD/2) + VIX (Max)) ⥠25mV
10.6.6 Slew Rate Definitions for Single-Ended Input Signals
See section 10.16.4 âAddress / Command Setup, Hold and Deratingâ on page 149 for single-
ended slew rate definitions for address and command signals.
See section 10.16.5 âData Setup, Hold and Slew Rate Deratingâ on page 156 for single-ended slew
rate definitions for data signals.
10.6.7 Slew Rate Definitions for Differential Input Signals
Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured as shown
in Table 24 and Figure 93.
Table 24 â Differential Input Slew Rate Definition
Description
Measured
from
to
Defined by
Differential input slew rate for rising edge
(CK - CK# and DQS - DQS#)
VIL.DIFFmax VIH.DIFFmin [VIH.DIFFmin - VIL.DIFFmax] / ÎTR.DIFF
Differential input slew rate for falling edge
(CK - CK# and DQS - DQS#)
VIH.DIFFmin VIL.DIFFmax
[VIH.DIFFmin - VIL.DIFFmax] / ÎTF.DIFF
Note: The differential signal (i.e., CK - CK# and DQS - DQS#) must be linear between these thresholds
ÎTR.DIFF
VIH.DIFFmin
0
VIL.DIFFmax
ÎTF.DIFF
Figure 93 â Differential Input Slew Rate Definition for DQS, DQS# and CK, CK#
- 106 -
Publication Release Date: Dec. 08, 2014
Revision: A04
|
▷ |