English
Language : 

DRV8303_15 Datasheet, PDF (9/37 Pages) Texas Instruments – Three Phase Gate Driver
www.ti.com
DRV8303
SLOS846B – SEPTEMBER 2013 – REVISED NOVEMBER 2015
6.8 Gate Timing and Protection Switching Characteristics
PARAMETER
TEST CONDITIONS
MIN TYP MAX UNIT
TIMING, OUTPUT PINS
tpd,If-O
tpd,Ir-O
td_min
tdtp
tGDr
tGDF
tON_MIN
Positive input falling to GH_x falling
Positive input rising to GL_x falling
Minimum dead time after hand shaking(1)
Dead Time
Rise time, gate drive output
Fall time, gate drive output
Minimum on pulse
CL=1 nF, 50% to 50%
CL=1 nF, 50% to 50%
With RDTC set to different values
CL=1 nF, 10% to 90%
CL=1 nF, 90% to 10%
Not including handshake communication.
Hi-Z to on state, output of gate driver
45
ns
45
ns
50 ns
50
500 ns
25
ns
25
ns
50 ns
tpd_match
Propagation delay matching between high
side and low side
5 ns
tdt_match
Deadtime matching
TIMING, PROTECTION AND CONTROL
5 ns
tpd,R_GATE-OP
Start-up time, from EN_GATE active high
to device ready for normal operation
PVDD is up before start up, all charge
pump caps and regulator caps as in
recommended condition
5
10 ms
tpd,R_GATE-Quick
If EN_GATE goes from high to low and
back to high state within quick reset time,
it will only reset all faults and gate driver
without powering down charge pump,
current amp, and related internal voltage
regulators.
Maximum low pulse time
10 us
tpd,E-L
tpd,E-FAULT
Delay, error event to all gates low
Delay, error event to FAULT low
200
ns
200
ns
(1) Dead time programming definition: Adjustable delay from GH_x falling edge to GL_X rising edge, and GL_X falling edge to GH_X rising
edge. This is a minimum dead-time insertion. It is not added to the value set by the microcontroller externally.
SCS
tHI_SCS
_
tSU_SCS
tHD_SCS
SCLK
tCLK
tCLKH
tCLKL
SDI
SDO
Z
tACC
MSB in
(must be valid)
LSB
tSU_SDI tHD_SDI
MSB out (is valid)
LSB
tD_SDO
tHD_SDO
Figure 1. SPI Slave Mode Timing Definition
Z
tDIS
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV8303
Submit Documentation Feedback
9