DRV8303_15 Datasheet, PDF (12/37 Pages) Texas Instruments – Three Phase Gate Driver

DRV8303
SLOS846B – SEPTEMBER 2013 – REVISED NOVEMBER 2015
7.2 Functional Block Diagram
DRV8303
DVDD
AGND _AVDD
AGND
AGND
nOCTW
nFAULT
nSCS
SDI
SDO
SCLK
VDD_SPI
EN_GATE
INH_A
INL_A
INH_B
INL_B
INH_C
INL_C
DTC
REF
GND
SO1
DC_CAL
SO2
DVDD
AVDD
DVDD
DVDD
LDO
AVDD
AVDD
LDO
Trickle Charge
Trickle
Charge
GVDD
GVDD
Charge
Pump
Regulator
PVDD
CP1
CP2
PVDD
SPI
Communication,
Registers, and
Fault Handling
PVDD
GVDD Trickle Charge
HS VDS
HS
Sense
LS VDS
Sense
GVDD
LS
PVDD
GVDD Trickle Charge
HS VDS
HS
Sense
LS VDS
Sense
GVDD
LS
BST_A
GH_A
SH_A
GL_A
SL_A
BST_B
GH_B
SH_B
GL_B
SL_B
Gate Driver
Control and
Timing Logic
PVDD
GVDD Trickle Charge
HS VDS
HS
Sense
LS VDS
Sense
GVDD
LS
REF
REF
Offset
½ REF
Current Sense
Amplifier 1
BST_C
GH_C
SH_C
GL_C
SL_C
SN1
SP1
REF
Offset
½ REF
SN2
Current Sense
Amplifier 2
SP2
PVDD
PVDD
PVDD
www.ti.com
GND
GND
(PWR_PAD)
GND
PGND
AGND GND PGND
12
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Product Folder Links: DRV8303